A complete electronic network interface architecture for global contention-free communication over emerging optical networks-on-chip

Although many valuable research works have investigated the properties of optical networks-on-chip (ONoCs), the vast majority of them lack an accurate exploration of the network interface architecture (NI) required to support optical communications on the silicon chip. The complexity of this architecture is especially critical for a specific kind of ONoCs: wavelength-routed ones. From a logical viewpoint, they can be considered as full nonblocking crossbars, thus the control complexity is implemented at the NIs. To our knowledge, this paper proposes the first complete NI architecture for wavelength-routed optical NoCs, by coping with the intricacy of networking issues such as flow control, buffering strategy, deadlock avoidance, serialization, and above all, with their codesign in a complete architecture.

[1]  Yu Zhang,et al.  Firefly: illuminating future network-on-chip with nanophotonics , 2009, ISCA '09.

[2]  Mikko H. Lipasti,et al.  Light speed arbitration and flow control for nanophotonic interconnects , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).

[3]  Amin Vahdat,et al.  Chronos: predictable low latency for data center applications , 2012, SoCC '12.

[4]  Gilbert Hendry,et al.  Architectural Exploration of Chip-Scale Photonic Interconnection Network Designs Using Physical-Layer Analysis , 2010, Journal of Lightwave Technology.

[5]  P. Kapur,et al.  Optical interconnects for future high performance integrated circuits , 2003 .

[6]  Shaahin Hessabi,et al.  All-optical wavelength-routed NoC based on a novel hierarchical topology , 2011, Proceedings of the Fifth ACM/IEEE International Symposium.

[7]  Gabriel A. Wainer,et al.  Towards the High-Level Design of Optical Networks-on-Chip. Formalization of Opto-Electrical Interfaces , 2007, 2007 14th IEEE International Conference on Electronics, Circuits and Systems.

[8]  Leonid Oliker,et al.  Silicon Nanophotonic Network-on-Chip Using TDM Arbitration , 2010, 2010 18th IEEE Symposium on High Performance Interconnects.

[9]  Gilbert Hendry,et al.  Architectural design exploration of chip-scale photonic interconnection networks using physical-layer analysis , 2010, 2010 Conference on Optical Fiber Communication (OFC/NFOEC), collocated National Fiber Optic Engineers Conference.

[10]  Ian O'Connor,et al.  Optical Ring Network-on-Chip (ORNoC): Architecture and design methodology , 2011, 2011 Design, Automation & Test in Europe.

[11]  Christopher Batten,et al.  Re-architecting DRAM memory systems with monolithically integrated silicon photonics , 2010, ISCA.

[12]  Christopher Batten,et al.  Silicon-photonic clos networks for global on-chip communication , 2009, 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip.

[13]  Daniele Ludovici,et al.  A library of dual-clock FIFOs for cost-effective and flexible MPSoC design , 2010, 2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation.

[14]  Yi Zhang,et al.  A CMOS-compatible silicon photonic platform for high-speed integrated opto-electronics , 2013, Microtechnologies for the New Millennium.

[15]  Vladimir Stojanovic,et al.  Injection-locked clock receiver for monolithic optical link in 45nm SOI , 2011, IEEE Asian Solid-State Circuits Conference 2011.

[16]  Ian O'Connor,et al.  Towards reconfigurable optical networks on chip , 2005, ReCoSoC.

[17]  William J. Dally,et al.  Principles and Practices of Interconnection Networks , 2004 .

[18]  Kees G. W. Goossens,et al.  Avoiding Message-Dependent Deadlock in Network-Based Systems on Chip , 2007, VLSI Design.

[19]  John Kim,et al.  FlexiShare: Channel sharing for an energy-efficient nanophotonic crossbar , 2010, HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture.

[20]  Chen Sun,et al.  Cross-layer Energy and Performance Evaluation of a Nanophotonic Manycore Processor System Using Real Application Workloads , 2012, 2012 IEEE 26th International Parallel and Distributed Processing Symposium.

[21]  Christopher Batten,et al.  Designing Chip-Level Nanophotonic Interconnection Networks , 2012, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[22]  Federico Angiolini,et al.  /spl times/pipes Lite: a synthesis oriented design library for networks on chips , 2005, Design, Automation and Test in Europe.