Analysis of nanoscale digital circuits using novel drain-gate underlap DMG hetero-dielectric TFET

[1]  Balraj Singh,et al.  Extended-Source Double-Gate Tunnel FET With Improved DC and Analog/RF Performance , 2020, IEEE Transactions on Electron Devices.

[2]  I. Radu,et al.  Material-Device-Circuit Co-Design of 2-D Materials-Based Lateral Tunnel FETs , 2018, IEEE Journal of the Electron Devices Society.

[3]  Kalyan Koley,et al.  Study of circuit performance and non quasi static effect in germanium tunnel FET for different temperatures , 2019, Microelectron. J..

[4]  Mehdi Saremi,et al.  Modeling of lightly doped drain and source graphene nanoribbon field effect transistors , 2013 .

[5]  Bhagwan Ram Raad,et al.  Impactful study of dual work function, underlap and hetero gate dielectric on TFET with different drain doping profile for high frequency performance estimation and optimization , 2016 .

[7]  Michael Graef,et al.  A 2D closed form model for the electrostatics in hetero-junction double-gate tunnel-FETs for calculation of band-to-band tunneling current , 2014, Microelectron. J..

[8]  D. Nirmal,et al.  Investigation of Ge based double gate dual metal tunnel FET novel architecture using various hetero dielectric materials , 2017 .

[9]  Basab Das,et al.  Noise behavior of ferro electric tunnel FET , 2020, Microelectron. J..

[10]  P. Singh,et al.  2-D Analytical Modeling of the Electrical Characteristics of Dual-Material Double-Gate TFETs With a SiO2/HfO2 Stacked Gate-Oxide Structure , 2017, IEEE Transactions on Electron Devices.

[11]  K. Maex,et al.  Tunnel field-effect transistor without gate-drain overlap , 2007 .

[12]  Ian A. Young,et al.  Tunnel Field-Effect Transistors: Prospects and Challenges , 2015, IEEE Journal of the Electron Devices Society.

[13]  Upasana,et al.  Modeling and TCAD Assessment for Gate Material and Gate Dielectric Engineered TFET Architectures: Circuit-Level Investigation for Digital Applications , 2015, IEEE Transactions on Electron Devices.

[14]  Peter M. Asbeck,et al.  Compact Modeling of Distributed Effects in 2-D Vertical Tunnel FETs and Their Impact on DC and RF Performances , 2017, IEEE Journal on Exploratory Solid-State Computational Devices and Circuits.

[15]  Scalable GaSb/InAs Tunnel FETs With Nonuniform Body Thickness , 2016, IEEE Transactions on Electron Devices.

[16]  D. Nirmal,et al.  Impact of leakage current in germanium channel based DMDG TFET using drain-gate underlap technique , 2018, AEU - International Journal of Electronics and Communications.

[17]  Rishu Chaujar,et al.  Gate Drain Underlapped-PNIN-GAA-TFET for Comprehensively Upgraded Analog/RF Performance , 2017 .

[18]  K. Kao,et al.  Direct and Indirect Band-to-Band Tunneling in Germanium-Based TFETs , 2012, IEEE Transactions on Electron Devices.

[19]  C. Hu,et al.  Quantum Well InAs/AlSb/GaSb Vertical Tunnel FET With HSQ Mechanical Support , 2015, IEEE Transactions on Nanotechnology.

[20]  Jaya Madan,et al.  Gate Drain Underlapping: A Performance Enhancer For HD-GAA-TFET , 2018 .

[21]  S. Trellenkamp,et al.  Inverters With Strained Si Nanowire Complementary Tunnel Field-Effect Transistors , 2013, IEEE Electron Device Letters.

[22]  Marco G. Pala,et al.  Exploiting Hetero-Junctions to Improve the Performance of III–V Nanowire Tunnel-FETs , 2015, IEEE Journal of the Electron Devices Society.

[23]  S. Strangio,et al.  Strained Silicon Complementary TFET SRAM: Experimental Demonstration and Simulations , 2018, IEEE Journal of the Electron Devices Society.

[24]  A. T. Tiedemann,et al.  Complementary Strained Si GAA Nanowire TFET Inverter With Suppressed Ambipolarity , 2016, IEEE Electron Device Letters.

[25]  Pallavi Kumari,et al.  Impact of temperature and interface trapped charges variation on the Analog/RF and linearity of vertically extended drain double gate Si0.5Ge0.5 source tunnel FET , 2021, Microelectron. J..

[26]  Sajad A. Loan,et al.  Electrostatically-Doped Hetero-Barrier Tunnel Field Effect Transistor: Design and Investigation , 2018, IEEE Access.

[27]  Wei Li,et al.  Reduced Miller Capacitance in U-Shaped Channel Tunneling FET by Introducing Heterogeneous Gate Dielectric , 2017, IEEE Electron Device Letters.

[28]  Jaydeep P. Kulkarni,et al.  Source-Underlapped GaSb–InAs TFETs With Applications to Gain Cell Embedded DRAMs , 2016, IEEE Transactions on Electron Devices.

[29]  S. Trellenkamp,et al.  Improved Tunnel-FET inverter performance with SiGe/Si heterostructure nanowire TFETs by reduction of ambipolarity , 2015 .

[30]  N. Yu,et al.  Investigation of the Double Current Path Phenomenon in Gate-Grounded Tunnel FET , 2018, IEEE Electron Device Letters.

[31]  Scalability assessment of Group-IV mono-chalcogenide based tunnel FET , 2018, Scientific Reports.

[32]  Byung-Gook Park,et al.  Vertical type double gate tunnelling FETs with thin tunnel barrier , 2015 .

[33]  Santosh Kumar Vishvakarma,et al.  Analogue/RF performance attributes of underlap tunnel field effect transistor for low power applications , 2016 .

[34]  K. Roy,et al.  Proposal of an Intrinsic-Source Broken-Gap Tunnel FET to Reduce Band-Tail Effects on Subthreshold Swing: A Simulation Study , 2016, IEEE Transactions on Electron Devices.

[35]  A. Seabaugh,et al.  Tunnel Field-Effect Transistors: State-of-the-Art , 2014, IEEE Journal of the Electron Devices Society.

[36]  Ching-Te Chuang,et al.  Single-trap-induced random telegraph noise for FinFET, Si/Ge Nanowire FET, Tunnel FET, SRAM and logic circuits , 2014, Microelectron. Reliab..

[37]  C. Shin,et al.  Study of Random Variation in Germanium-Source Vertical Tunnel FET , 2016, IEEE Transactions on Electron Devices.

[38]  Mohd Hasan,et al.  Robust TFET SRAM cell for ultra-low power IoT application , 2017, 2017 International Conference on Electron Devices and Solid-State Circuits (EDSSC).

[39]  D. Nirmal,et al.  Implementation of nanoscale circuits using dual metal gate engineered nanowire MOSFET with high-k dielectrics for low power applications , 2016 .

[40]  Vishwa Prabhat,et al.  Analytical Surface Potential and Drain Current Models of Dual-Metal-Gate Double-Gate Tunnel-FETs , 2016, IEEE Transactions on Electron Devices.

[41]  N. Bagga,et al.  A Novel Twofold Tunnel FET With Reduced Miller Capacitance: Proposal and Investigation , 2019, IEEE Transactions on Electron Devices.

[42]  P. Kondekar,et al.  A novel self-aligned charge plasma Schottky barrier tunnel FET using work function engineering , 2017 .

[43]  Chandan Kumar Sarkar,et al.  An Analytical BTBT Current Model of Symmetric/Asymmetric 4T Tunnel Double Gate FETs With Ambipolar Characteristic , 2016, IEEE Transactions on Electron Devices.

[44]  N. Balamurugan,et al.  New dual material double gate junctionless tunnel FET: Subthreshold modeling and simulation , 2019, AEU - International Journal of Electronics and Communications.

[45]  M. Pattanaik,et al.  Simulation study of hetero dielectric tri material gate tunnel FET based common source amplifier circuit , 2019, AEU - International Journal of Electronics and Communications.

[46]  Y. Hao,et al.  Performance improvement in novel germanium–tin/germanium heterojunction-enhanced p-channel tunneling field-effect transistor , 2015 .

[47]  Y. Hao,et al.  Design of GeSn-Based Heterojunction-Enhanced N-Channel Tunneling FET With Improved Subthreshold Swing and ON-State Current , 2015, IEEE Transactions on Electron Devices.

[48]  Hongxia Liu,et al.  Design and Investigation of the Junction-Less TFET with Ge/Si0.3Ge0.7/Si Heterojunction and Heterogeneous Gate Dielectric , 2019, Electronics.

[49]  T. Nakayama,et al.  Material engineering for silicon tunnel field-effect transistors: isoelectronic trap technology , 2017, MRS Communications.

[50]  M. Chan,et al.  Tunneling Field Effect Transistor Technology , 2016 .

[51]  In Man Kang,et al.  Simulation study on effect of drain underlap in gate-all-around tunneling field-effect transistors , 2013 .

[52]  Adhithan Pon,et al.  Effect of interface trap charges on the performance of asymmetric dielectric modulated dual short gate tunnel FET , 2019, AEU - International Journal of Electronics and Communications.