An 8-core, 64-thread, 64-bit power efficient sparc soc (niagara2)

This talk will provide an overview of the Niagara 2 architecture, its physical implementation, and the challenges faced with designing a 65nm SoC microprocessor. Details will also be shared with respect to Niagara 2's clocking scheme and unique design for power and power management schemes.