Four-quadrant CMOS analog multiplier based on new current squarer circuit with high-speed

In this paper a new CMOS current-mode four-quadrant analog multiplier circuit based on squarer circuit is proposed. The dual translinear loop is the basic building block in realization scheme. Supply voltage is 3.3V. The major advantages of this multiplier are high speed, low power, high linearity and less dc offset error. The circuit is designed and simulated using HSPICE simulator by level 49 parameters (BSIM3v3) in 0.35µm standard CMOS technology. The simulation results of analog multiplier demonstrate a linearity error of 1.15%, a THD of 0.76% in 1MHz, a −3dB bandwidth of 44.9MHz and a maximum power consumption of 0.24mW.

[1]  Zheng Tang,et al.  Four-quadrant CMOS current-mode multiplier independent of device parameters , 2000 .

[2]  Phillip E Allen,et al.  CMOS Analog Circuit Design , 1987 .

[3]  Cheng-Chieh Chang,et al.  CMOS analog divider and four-quadrant multiplier using pool circuits , 1995 .

[4]  K. Wawryn.  AB class current mode multipliers for programmable neural networks , 1996 .

[5]  Wanlop Surakampontorn,et al.  A dual translinear-based true RMS-to-DC converter , 1998, IEEE Trans. Instrum. Meas..

[6]  Benjamin J. Blalock,et al.  A 1.2-V CMOS four-quadrant analog multiplier , 1999, 1999 Southwest Symposium on Mixed-Signal Design (Cat. No.99EX286).

[7]  Chee Yee Kwok,et al.  A novel multi-input floating-gate MOS four-quadrant analog multiplier , 1996, IEEE J. Solid State Circuits.

[8]  Cheng-Chieh Chang,et al.  Weak inversion four-quadrant multiplier and two-quadrant divider , 1998 .

[9]  Cheng-Chieh Chang,et al.  CMOS four-quadrant multiplier using active attenuators , 1995 .

[10]  P. Loumeau,et al.  Four-quadrant class AB CMOS current multiplier , 1996 .

[11]  Montree Kumngern,et al.  Versatile Dual-Mode Class-AB Four-Quadrant Analog Multiplier , 2008 .

[12]  M. Valle,et al.  A novel current-mode very low power analog CMOS four quadrant multiplier , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..

[13]  D. Coue,et al.  A four-quadrant subthreshold mode multiplier for analog neural-network applications , 1996, IEEE Trans. Neural Networks.

[14]  Jiann-Jong Chen,et al.  Low-voltage single power supply four-quadrant multiplier using floating-gate MOSFETs , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[15]  Ho-Jun Song,et al.  An MOS four-quadrant analog multiplier using simple two-input squaring circuits with source followers , 1990 .

[16]  Stylianos Siskos,et al.  Analogue squarer and multiplier based on floating-gate MOS transistors , 1998 .

[17]  Shen-Iuan Liu,et al.  Low-voltage single power supply four-quadrant multiplier using floating-gate MOSFETs , 1998 .