论文信息 - A hardware simulation engine based on decision diagrams

A hardware simulation engine based on decision diagrams

A hardware logic simulation engine based on decision diagrams is presented. For the data structure of the engine, we propose PMDDs (Paged reduced ordered Multi-valued Decision Diagrams). A unit of this engine consists of memory (RAMs) and control circuits: RAMs store the PMDD data, and the control circuits trace the edges according to the input vectors. The engine consists of several units, and is accelerated by pipelining. Experimental results using a prototype are shown.

Tsutomu Sasao | Yukihiro Iguchi | Munehiro Matsuura | Atsumu Iseno

[1] Tsutomu Sasao,et al. A method to represent multiple-output switching functions by using multi-valued decision diagrams , 1996, Proceedings of 26th IEEE International Symposium on Multiple-Valued Logic (ISMVL'96).

[2] Sharad Malik,et al. Fast functional simulation using branching programs , 1995, ICCAD.

[3] R. Rudell. Dynamic variable ordering for ordered binary decision diagrams , 1993, ICCAD 1993.

[4] Randal E. Bryant,et al. Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[5] M. Davio,et al. Optimization of multivalued decision algorithms , 1978, MVL '78.

[6] Alexander Saldanha,et al. Fast discrete function evaluation using decision diagrams , 1995, ICCAD.

[7] A.L. Sangiovanni-Vincentelli,et al. Fast discrete function evaluation using decision diagrams , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[8] Richard Rudell. Dynamic variable ordering for ordered binary decision diagrams , 1993, ICCAD.