论文信息 - A High Resolution Multibit Sigma-Delta Modulator with Individual Level Averaging(Special Issue on the 1994 VLSI Circuits Symposium)

A High Resolution Multibit Sigma-Delta Modulator with Individual Level Averaging(Special Issue on the 1994 VLSI Circuits Symposium)

A second-order sigma-delta modulator with a 3-b internal quantizer employing the individual level averaging technique has been designed and implemented in a 1.2 /spl mu/m CMOS technology. Testing results show no observable harmonic distortion components above the noise floor. Peak S/(N+D) ratio of 91 dB and dynamic range of 96 dB have been achieved at a clock rate of 2.56 MHz for a 20 kHz baseband. No tone is observed in the baseband as the amplitude of a 10 kHz input sine wave is reduced from -0.5 dB to -107 dB below the voltage reference. The active area of the prototype chip is 3.1 mm/sup 2/ and it dissipates 67.5 mW of power from a 5 V supply. >

Feng Chen | Bosco H. Leung

[1] James C. Candy,et al. A Use of Double Integration in Sigma Delta Modulation , 1985, IEEE Trans. Commun..

[2] Bernhard E. Boser,et al. The Design of Sigma-Delta Modulation Analog-to-Digit a 1 Converters , 2004 .

[3] L. R. Carley,et al. A noise-shaping coder topology for 15+ bit converters , 1989 .

[4] John W. Fattaruso,et al. Self-calibration techniques for a second-order multibit sigma-delta modulator , 1993 .

[5] S. Rangan,et al. Quantization noise spectrum of double-loop sigma-delta converter with sinusoidal input , 1994 .

[6] Paul R. Gray,et al. A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3- mu m CMOS , 1991 .

[7] R.J. Van de Plassche,et al. A monolithic 14-bit D/A converter , 1979, IEEE Journal of Solid-State Circuits.

[8] Gabor C. Temes,et al. A high-resolution multibit Sigma Delta ADC with digital correction and relaxed amplifier requirements , 1993 .

[9] B. Leung,et al. Multibit Sigma - Delta A/D converter incorporating a novel class of dynamic element matching techniques , 1992 .