A low-power, low-noise, and low-cost VGA for second harmonic imaging ultrasound probes

Since the new generation of ultrasound imaging probes will integrate thousands of receive and transmit channels into a single probe, the power, noise, and chip cost become the top challenges for the analog front end of ultrasound imaging probes. This paper investigates a low-power, low-noise, and low-cost single-end-ed to differential variable gain amplifier (VGA) for 2-6-MHz second harmonic imaging ultrasound probes in a 0.18μm CMOS technology. The proposed VGA has two stages. The first stage is an inverter-based voltage sampling switched-capacitor VGA (SC-VGA) with a 6b binary-weighted gain control, and the second stage is a 4b thermometer continuous-time amplifier with tunable gain that implements the single-end to differential conversion. Power consumption and noise are highly improved by adopting an inverter to replace the operational trans-conductance amplifier (OTA) that is commonly employed in traditional SC-VGAs. Flicker noise and DC offset are canceled out by using an auto-zeroing technique. While the small layout size is achieved not only by adopting a dividing capacitor which separates the 6b binary-weighted capacitor (CAP) array between the upper 3b and lower 3b to decrease the capacitance spread in the first stage, but also by employing a common-source amplifier as a single-ended to differential converter instead of the SC-amplifier to avoid the CAP arrays. The proposed VGA has a total gain range from -9dB to 22dB. The power consumption for the core analog circuitry is 140μA at 1V supply voltage. The input referred noise is 8nV/√Hz at the center frequency of 4MHz, and the second harmonic distortion (HD2) is -61dB at a 400mV peak to peak output swing with a 30MHz sampling frequency. The layout size is 109μm×164μm.

[1]  Youngcheol Chae,et al.  Low Voltage, Low Power, Inverter-Based Switched-Capacitor Delta-Sigma Modulator , 2009, IEEE J. Solid State Circuits.

[2]  A. Tekin,et al.  A Differential-Ramp Based 65 dB-Linear VGA Technique in 65 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[3]  K. Nishio,et al.  A CMOS analog front-end chip-set for mega pixel camcorders , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[4]  G. Nicollini,et al.  A 2.7V 350/spl mu/W 11-b algorithmic analogue-to-digital converter with single-ended multiplexed inputs , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[5]  Robert Rieger,et al.  Variable-Gain, Low-Noise Amplification for Sampling Front Ends , 2011, IEEE Transactions on Biomedical Circuits and Systems.

[6]  K. Iizuka,et al.  A switched–capacitor variable gain amplifier for CCD image sensor interface system , 2002, Proceedings of the 28th European Solid-State Circuits Conference.

[7]  P.A. Lewin,et al.  The Influence of Front-End Hardware on Digital Ultrasonic Imaging , 1984, IEEE Transactions on Sonics and Ultrasonics.