Chisel: Constructing hardware in a Scala embedded language
暂无分享,去创建一个
John Wawrzynek | Krste Asanovic | Yunsup Lee | Jonathan Bachrach | Brian C. Richards | Huy D. Vo | Andrew Waterman | Huy Vo | Rimas Avizienis | Andrew Waterman | K. Asanović | J. Bachrach | J. Wawrzynek | Yunsup Lee | R. Avizienis | B. Richards | H. Vo | Rimas Avizienis
[1] Edward L. Braun,et al. 6 – Arithmetic Operations , 1963 .
[2] Gérard Berry,et al. The Esterel Synchronous Programming Language: Design, Semantics, Implementation , 1992, Sci. Comput. Program..
[3] Brad L. Hutchings,et al. JHDL-an HDL for reconfigurable systems , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).
[4] James Jennings,et al. Verischemelog: Verilog embedded in Scheme , 1999, DSL '99.
[5] Seth Copen Goldstein,et al. Fast compilation for pipelined reconfigurable fabrics , 1999, FPGA '99.
[6] Miriam Leeser,et al. HML, a novel hardware description language and its translation to VHDL , 2000, IEEE Trans. Very Large Scale Integr. Syst..
[7] Mark Horowitz,et al. Rethinking Digital Design: Why Design Must Change , 2010, IEEE Micro.