Comparison of CMOS and BiCMOS 1-Mbit DRAM performance

The advantage of BiCMOS technology over CMOS technology in terms of the access time and the power dissipation is demonstrated for a 1.3- mu m 1-Mb DRAM with a TTL (transistor-transistor logic) interface. Two key results are obtained. One is that a BiCMOS driver achieves a 23% lower delay time and 28% lower power dissipation compared with a CMOS driver. This is due to the inherently small input gate capacitance of the BiCMOS inverter and the small number of inverter stages required to make the BiCMOS driver. The other result is that a 1-Mb BiCMOS DRAM incorporating the BiCMOS driver provides higher performance in terms of a 36% faster access time and 24% lower power dissipation after fabrication process deviations and temperature changes. The resistance to the process deviations and temperature changes of the BiCMOS is responsible for such excellent performance. >

[1]  S. Watanabe,et al.  BICMOS circuit technology for high speed DRAMs , 1987, 1987 Symposium on VLSI Circuits.

[2]  H. Tanaka,et al.  An Experimental 16mb Dram with Transposed Data-Line Structure , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.

[3]  R. Hori,et al.  Bipolar CMOS merged structure for high speed M bit DRAM , 1986, 1986 International Electron Devices Meeting.

[4]  H. Momose,et al.  A high-speed 64K CMOS RAM with bipolar sense amplifiers , 1984, IEEE Journal of Solid-State Circuits.

[5]  T. Masuhara,et al.  A 20ns 64K CMOS SRAM , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  Masanori Odaka,et al.  A 13ns/500mW 64Kb ECL RAM , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  Kiyoo Itoh,et al.  An experimental 1-Mbit BiCMOS DRAM , 1987 .

[8]  T. Mano,et al.  Circuit technologies for 16Mb DRAMs , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[9]  T. Ikeda,et al.  Performance and structures of scaled-down bipolar devices merged with CMOSFETs , 1984, 1984 International Electron Devices Meeting.

[10]  Kiyoo Itoh,et al.  Power Reduction Techniques in Megabit DRAM's , 1986 .

[11]  Takayuki Kawahara,et al.  A 1-Mbit BiCMOS DRAM using Temperature Compensation Circuit Techniques , 1988 .