Design of Energy Aware Data ProcessingArchitecture for Wireless Sensor Nodes
暂无分享,去创建一个
[1] Gu-Yeon Wei,et al. Survey of Hardware Systems for Wireless Sensor Networks , 2008, J. Low Power Electron..
[2] Gu-Yeon Wei,et al. An Accelerator-Based Wireless Sensor Network Processor in 130 nm CMOS , 2009, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.
[3] David Harris,et al. CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .
[4] Andreas Willig,et al. Protocols and Architectures for Wireless Sensor Networks , 2005 .
[5] Wim Dehaene,et al. Design of a low-energy data processing architecture for WSN nodes , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[6] Frederic T. Chong,et al. Exploring the Processor and ISA Design for Wireless Sensor Network Applications , 2008, 21st International Conference on VLSI Design (VLSID 2008).
[7] Rajit Manohar,et al. BitSNAP: dynamic significance compression for a low-energy sensor network asynchronous processor , 2005, 11th IEEE International Symposium on Asynchronous Circuits and Systems.
[8] Rajit Manohar,et al. An ultra low-power processor for sensor networks , 2004, ASPLOS XI.
[9] Jesper Larsson Träff,et al. Parallel Prefix (Scan) Algorithms for MPI , 2006, PVM/MPI.