Design of Testable Reversible Sequential Circuits

In this paper, we propose the design of two vectors testable sequential circuits based on conservative logic gates. The proposed sequential circuits based on conservative logic gates outperform the sequential circuits implemented in classical gates in terms of testability. Any sequential circuit based on conservative logic gates can be tested for classical unidirectional stuck-at faults using only two test vectors. The two test vectors are all 1's, and all 0's. The designs of two vectors testable latches, master-slave flip-flops and double edge triggered (DET) flip-flops are presented. The importance of the proposed work lies in the fact that it provides the design of reversible sequential circuits completely testable for any stuck-at fault by only two test vectors, thereby eliminating the need for any type of scan-path access to internal memory cells. The reversible design of the DET flip-flop is proposed for the first time in the literature. We also showed the application of the proposed approach toward 100% fault coverage for single missing/additional cell defect in the quantum-dot cellular automata (QCA) layout of the Fredkin gate. We are also presenting a new conservative logic gate called multiplexer conservative QCA gate (MX-cqca) that is not reversible in nature but has similar properties as the Fredkin gate of working as 2:1 multiplexer. The proposed MX-cqca gate surpasses the Fredkin gate in terms of complexity (the number of majority voters), speed, and area.

[1]  Kamakoti Veezhinathan,et al.  Constructing Online Testable Circuits Using Reversible Logic , 2010, IEEE Transactions on Instrumentation and Measurement.

[2]  Fabrizio Lombardi,et al.  Modeling QCA defects at molecular-level in combinational circuits , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[3]  Amir Fijany,et al.  New Design for Quantum Dots Cellular Automata to obtain Fault Tolerant Logic Gates , 2001 .

[4]  H. Thapliyal,et al.  A beginning in the reversible logic synthesis of sequential circuits , 2005 .

[5]  Barry W. Johnson,et al.  Concurrent testing of VLSI circuits using conservative logic , 1990, Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[6]  N. Ranganathan,et al.  Design of reversible sequential circuits optimizing quantum cost, delay, and garbage outputs , 2010, JETC.

[7]  Yun Shang,et al.  An Optimized Majority Logic Synthesis Methodology for Quantum-Dot Cellular Automata , 2010, IEEE Transactions on Nanotechnology.

[8]  F. Lombardi,et al.  Testing of quantum cellular automata , 2004, IEEE Transactions on Nanotechnology.

[9]  Marco Ottavi,et al.  On the design of reversible QDCA systems. , 2006 .

[10]  Jie Ren,et al.  Progress With Physically and Logically Reversible Superconducting Digital Circuits , 2011, IEEE Transactions on Applied Superconductivity.

[11]  G.A. Jullien,et al.  A method of majority logic reduction for quantum cellular automata , 2004, IEEE Transactions on Nanotechnology.

[12]  Ahsan Raja Chowdhury,et al.  Design and analysis of online testability of reversible sequential circuits , 2009, 2009 12th International Conference on Computers and Information Technology.

[13]  T. Toffoli,et al.  Conservative logic , 2002, Collision-Based Computing.

[14]  Jing Huang,et al.  Reversible Gates and Testability of One Dimensional Arrays of Molecular QCA , 2008, J. Electron. Test..

[15]  P. D. Tougaw,et al.  Logical devices implemented using quantum cellular automata , 1994 .

[16]  P. D. Tougaw,et al.  Dynamic behavior of quantum cellular automata , 1996 .

[17]  Fabrizio Lombardi,et al.  HDLQ: A HDL environment for QCA design , 2006, JETC.

[18]  Bibhash Sen,et al.  Fault Tolerant QCA Logic Design With Coupled Majority-Minority Gate , 2010 .

[19]  N. Ranganathan,et al.  Reversible Logic-Based Concurrently Testable Latches for Molecular QCA , 2010, IEEE Transactions on Nanotechnology.

[20]  N. Ranganathan,et al.  Design, Synthesis and Test of Reversible Circuits for Emerging Nanotechnologies , 2012, 2012 IEEE Computer Society Annual Symposium on VLSI.

[21]  Massoud Pedram,et al.  A new design of double edge triggered flip-flops , 1998, Proceedings of 1998 Asia and South Pacific Design Automation Conference.