Trends in Submicrometer InP-Based HBT Architecture Targeting Thermal Management
暂无分享,去创建一个
T. Zimmer | C. Maneux | M. Riet | V. Nodjiadjim | J. Godin | G. A. Koné | B. Grandchamp | M. Zaknoune | C. Maneux | T. Zimmer | B. Grandchamp | C. Hainaut | M. Zaknoune | M. Riet | V. Nodjiadjim | J. Godin | G. A. Kone | C. Hainaut
[2] Wen-Chau Liu,et al. Thermal properties and thermal instabilities of InP-based heterojunction bipolar transistors , 1996 .
[3] Gabriel Charlet,et al. InP DHBT circuits: From device physics to 40 Gb/s and 100 Gb/s transmission system experiments , 2009, Bell Labs Technical Journal.
[4] O. Drisse,et al. Submicron InP DHBT Technology for High-Speed High-Swing Mixed-Signal ICs , 2008, 2008 IEEE Compound Semiconductor Integrated Circuits Symposium.
[5] Y. Yang,et al. Self-heating of submicrometer InP-InGaAs DHBTs , 2004, IEEE Electron Device Letters.
[6] W. Deal,et al. Solid-state amplifiers for terahertz electronics , 2010, 2010 IEEE MTT-S International Microwave Symposium.
[7] Mark J. W. Rodwell,et al. SCALING OF InGaAs/InAlAsHBTs FOR HIGH SPEED MIXED-SIGNAL AND mm-WAVE ICs , 2001 .
[8] O. Drisse,et al. InP/GaAsSb/InP multifinger DHBTs for power applications , 2008, 2008 20th International Conference on Indium Phosphide and Related Materials.
[9] Dmitri O. Klenov,et al. Reducing thermal conductivity of crystalline solids at high temperature using embedded nanostructures. , 2008, Nano letters.
[10] F. Mollot,et al. DIRECT MEASUREMENT OF BALLISTIC ELECTRON DISTRIBUTION AND RELAXATION LENGTH IN INP-BASED HETEROJUNCTION BIPOLAR TRANSISTORS USING ELECTROLUMINESCENCE SPECTROSCOPY , 1998 .
[11] R. Driad,et al. Passivation of InP-based HBTs , 1999 .
[12] Vincent Houtsma,et al. Investigation of stressing InP/InGaAs DHBTs under high current density , 2003 .
[13] Q. Tong,et al. Wafer bonding for integrated materials , 2001 .
[14] P. Asbeck,et al. Effects of device design on the thermal properties of InP-based HBTs , 2003, 2003 International Symposium on Compound Semiconductors.
[15] Structural investigations of gold-to-gold wafer bonding interfaces , 2004 .
[16] Binqiang Shi,et al. Effects of device design on InP-based HBT thermal resistance , 2001 .
[17] Shoji Yamahata,et al. Emitter-metal-related degradation in InP-based HBTs operating at high current density and its suppression by refractory metal , 2009, Microelectron. Reliab..
[18] H. Jackel,et al. Impact of surface traps on downscaled InP/InGaAs DHBTs , 2004, Proceedings. 7th International Conference on Solid-State and Integrated Circuits Technology, 2004..
[19] Mark J. W. Rodwell,et al. Submicron scaling of HBTs , 2001 .
[20] Z. Griffith,et al. Thermal limitations of InP HBTs in 80- and 160-gb ICs , 2004, IEEE Transactions on Electron Devices.
[21] Rudiger Quay,et al. Analysis and Simulation of Heterostructure Devices , 2004 .
[22] Nathalie Labat,et al. Two-dimensional DC simulation methodology for InP/GaAs0.51Sb0.49/InP heterojunction bipolar transistor , 2005 .
[23] N. Labat,et al. Study of Failure Mechanisms in InP/GaAsSb/InP DHBT Under Bias and Thermal Stress , 2007, 2007 IEEE 19th International Conference on Indium Phosphide & Related Materials.
[24] M. Wittmer,et al. The use of titanium-based contact barrier layers in silicon technology , 1982 .
[25] François Marc,et al. Preliminary results of storage accelerated aging test on InP/GaAsSb DHBT , 2010, IPRM 2011 - 23rd International Conference on Indium Phosphide and Related Materials.