A Low Latency Memory Controller for Video Coding Systems
暂无分享,去创建一个
[1] In-Cheol Park,et al. High performance memory mode control for HDTV decoders , 2003, IEEE Trans. Consumer Electron..
[2] In-Cheol Park,et al. High-performance and low-power memory-interface architecture for video processing applications , 2001, IEEE Trans. Circuits Syst. Video Technol..
[3] Chein-Wei Jen,et al. An efficient quality-aware memory controller for multimedia platform SoC , 2005, IEEE Transactions on Circuits and Systems for Video Technology.
[4] Ronggang Wang,et al. High performance synchronous DRAMs controller in H.264 HDTV decoder , 2004, Proceedings. 7th International Conference on Solid-State and Integrated Circuits Technology, 2004..
[5] Seung-Ho Lee,et al. MPEG4 AVC/H.264 decoder with scalable bus architecture and dual memory controller , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).