Static Timing Analysis of Asynchronous Bundled-Data Circuits

Self-timed circuits appear today as an attractive solution for designing robust and low-power chips dedicated to smart sensing and Internet of Things (IoT) platforms. However, a massive adoption of this technology by the industry requires industrial-grade tools for the whole design flow. The gap between asynchronous bundled-data and synchronous circuits is sufficiently tight to exploit the existing commercial tools without impacting the design flow and the time-to-market. This paper especially addresses the timing analysis of asynchronous bundled-data circuits with standard EDA tools and presents a method for exhaustively defining and verifying their relative timing constraints. This new approach only uses a combination of clocks to describe every possible event propagation path, allowing the tools to fully capture the relative timing constraints. Moreover, this can be adapted to different controller implementations and fully automated. A case-study, based on a 128-bit AES implemented in UMC 55nm uLP technology, illustrates the proposed methodology and evaluates its efficiency in terms of complexity and execution time.

[1]  Rodrigo Possamai Bastos,et al.  A Practical Framework for Specification, Verification, and Design of Self-Timed Pipelines , 2017, 2017 23rd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC).

[2]  Luciano Lavagno,et al.  A Fully-Automated Desynchronization Flow for Synchronous Circuits , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[3]  Michael Kishinevsky,et al.  Concurrent hardware : the theory and practice of self-timed design , 1993 .

[4]  Ivan E. Sutherland,et al.  Micropipelines , 1989, Commun. ACM.

[5]  Josep Carmona,et al.  Elastic Circuits , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Peter A. Beerel,et al.  High-performance asynchronous pipeline circuits , 1996, Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[7]  Henrik Reif Andersen,et al.  Timed Verification of Asynchronous Circuits , 2002, Concurrency and Hardware Design.

[8]  Melvin A. Breuer,et al.  Blade -- A Timing Violation Resilient Asynchronous Template , 2015, 2015 21st IEEE International Symposium on Asynchronous Circuits and Systems.

[9]  Lee A. Hollaar.  Direct Implementation of Asynchronous Control Units , 1982, IEEE Transactions on Computers.

[10]  Paul Day,et al.  Four-phase micropipeline latch control circuits , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[11]  Kaamran Raahemifar,et al.  Testing C-elements is not elementary , 1995, Proceedings Second Working Conference on Asynchronous Design Methodologies.

[12]  Kenneth S. Stevens,et al.  Qualifying Relative Timing Constraints for Asynchronous Circuits , 2016, 2016 22nd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC).

[13]  Ran Ginosar,et al.  Relative timing , 1999, Proceedings. Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[14]  Jens Sparsø,et al.  Principles of Asynchronous Circuit Design , 2001 .

[15]  Yang Xu,et al.  Characterization of Asynchronous Templates for Integration into Clocked CAD Flows , 2009, 2009 15th IEEE Symposium on Asynchronous Circuits and Systems.

[16]  Matheus T. Moreira,et al.  A Bundled-Data Asynchronous Circuit Synthesis Flow Using a Commercial EDA Framework , 2015, 2015 Euromicro Conference on Digital System Design.

[17]  Rodrigo Possamai Bastos,et al.  New asynchronous protocols for enhancing area and throughput in bundled-data pipelines , 2016, 2016 29th Symposium on Integrated Circuits and Systems Design (SBCCI).

[18]  David L. Dill,et al.  Practical timing analysis of asynchronous circuits using time separation of events , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[19]  P.A. Beerel,et al.  High performance asynchronous design using single-track full-buffer standard cells , 2006, IEEE Journal of Solid-State Circuits.