Automatic derivation of FSM specification to implementation encoding

Efficient decision procedures based on binary decision diagrams (BDDs) have recently been developed for formal verification of hardware. A novel application of these procedures is presented. An algorithm is described for deciding whether a gate-level design satisfies a finite state machine specification. The unique feature of this method is that it does not require knowing the state encoding and, in fact, derives the encoding from the specification and a net-list description of the design. This algorithm is related to the algorithms that implement a computational theory of sequential hardware equivalence, as realized in the MCC-CAD sequential equivalence tool (SET). This theory of sequential hardware equivalence does not require knowledge of an initial state of the design.<<ETX>>

[1]  Seh-Woong Jeong,et al.  ATPG aspects of FSM verification , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[2]  Carl Pixley.  A Computation Theory and Implementation of Sequential Hardware Equivalence , 1990, CAV.

[3]  Randal E. Bryant,et al.  Symbolic simulation—techniques and applications , 1990, DAC '90.

[4]  Edmund M. Clarke,et al.  Symbolic Model Checking: 10^20 States and Beyond , 1990, Inf. Comput..

[5]  A. Richard Newton,et al.  Don't care minimization of multi-level sequential logic networks , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[6]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[7]  Randal E. Bryant,et al.  Efficient implementation of a BDD package , 1991, DAC '90.

[8]  Eduard Cerny,et al.  Tautology checking using cross-controllability and cross-observability relations , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[9]  Robert K. Brayton,et al.  Retiming and resynthesis: optimizing sequential networks with combinational techniques , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..