Accurate resistance measuring method for high density post-bond TSVs in 3D-SIC with Electrical Probes
暂无分享,去创建一个
[1] W. Dehaene,et al. Test Structures for Characterization of Through-Silicon Vias , 2012, IEEE Transactions on Semiconductor Manufacturing.
[2] Erik Jan Marinissen. Challenges and emerging solutions in testing TSV-based 2 1 over 2D- and 3D-stacked ICs , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[3] Ben-Je Lwo,et al. The advanced pattern designs with electrical test methodologies on through silicon via for CMOS image sensor , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).
[4] Erik Jan Marinissen,et al. Testing TSV-based three-dimensional stacked ICs , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).
[5] Rodham E. Tulloss,et al. The Test Access Port and Boundary Scan Architecture , 1990 .