Accurate resistance measuring method for high density post-bond TSVs in 3D-SIC with Electrical Probes

In this paper, we propose a new method that can measure the resistance of high density post-bond TSVs including serial micro-bumps and bond resistance. The key idea of the proposed technology is to use Electrical Probe embedded in the stacked silicon dies. It is a measuring circuit based on Analog Boundary-Scan (IEEE1149.4). We modify the standard Analog Boundary-Scan structure to realize the high measuring accuracy for TSVs in 3D-SIC. The main contribution of the method is to measure the resistance of high pin count (e.g. >10,000) post-bond TSVs accurately. Electrical Probes correspond to the high density of TSV (e.g. <; 40 um pitch) and work like as Kelvin probe. The measurement accuracy is less than 10 mΩ. We also introduce the preliminary results of small scale measuring experiments and the results of SPICE simulation of large scale measuring circuits.

[1]  W. Dehaene,et al.  Test Structures for Characterization of Through-Silicon Vias , 2012, IEEE Transactions on Semiconductor Manufacturing.

[2]  Erik Jan Marinissen Challenges and emerging solutions in testing TSV-based 2 1 over 2D- and 3D-stacked ICs , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[3]  Ben-Je Lwo,et al.  The advanced pattern designs with electrical test methodologies on through silicon via for CMOS image sensor , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[4]  Erik Jan Marinissen,et al.  Testing TSV-based three-dimensional stacked ICs , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[5]  Rodham E. Tulloss,et al.  The Test Access Port and Boundary Scan Architecture , 1990 .