The Rugby Model: a conceptual frame for the study of modelling, analysis and synthesis concepts of electronic systems
暂无分享,去创建一个
[1] W. Horn,et al. Modelling of an ATM Multiplexer in a Network Terminal for a Mixed Hardware/Firmware Implementation , 1998 .
[2] Ivar Jacobson,et al. Object-oriented software engineering - a use case driven approach , 1993, TOOLS.
[3] Ahmed Amine Jerraya,et al. Protocol selection and interface generation for HW-SW codesign , 1997, IEEE Trans. Very Large Scale Integr. Syst..
[4] Wolfgang Ecker,et al. The Design Cube: A Model for VHDL Designflow Representation and Its Application , 1996 .
[5] Francky Catthoor,et al. Background memory management for dynamic data structure intensive processing systems , 1995, ICCAD.
[6] James F. Allen. Towards a General Theory of Action and Time , 1984, Artif. Intell..
[7] Franz J. Rammig. Systematischer Entwurf digitaler Systeme , 1989 .
[8] Hugo De Man,et al. Modeling multidimensional data and control flow , 1993, IEEE Trans. Very Large Scale Integr. Syst..
[9] B. Dasarathy,et al. Timing Constraints of Real-Time Systems: Constructs for Expressing Them, Methods of Validating Them , 1989, IEEE Transactions on Software Engineering.
[10] Gajski,et al. Guest Editors' Introduction: New VLSI Tools , 1983, Computer.
[11] J.H.A.E. Amkreutz,et al. Cybernetic model of the design process , 1976 .
[12] B. Lin,et al. Background memory management for dynamic data structure intensive processing systems , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).
[13] Kenji Takahashi,et al. Inquiry-based requirements analysis , 1994, IEEE Software.
[14] Johnny Öberg,et al. Grammar-based hardware synthesis of data communication protocols , 1996, Proceedings of 9th International Symposium on Systems Synthesis.
[15] Andrew Seawright,et al. A system for compiling and debugging structured data processing controllers , 1996, Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition.