A four-channel 3.125-Gb/s/ch CMOS serial-link transceiver with a mixed-mode adaptive equalizer

This work presents a quad-channel serial-link transceiver providing a maximum full duplex raw data rate of 12.5Gb/s for a single 10-Gbit eXtended Attachment Unit Interface (XAUI) in a standard 0.18-/spl mu/m CMOS technology. To achieve low bit-error rate (BER) and high-speed operation, a mixed-mode least-mean-square (LMS) adaptive equalizer and a low-jitter delay-immune clock data recovery (CDR) circuit are used. The transceiver achieves BER lower than <4.5/spl times/10/sup -15/ while its transmitted data and recovered clock have a low jitter of 46 and 64 ps in peak-to-peak, respectively. The chip consumes 178 mW per each channel at 3.125-Gb/s/ch full duplex (TX/RX simultaneous) data rate from 1.8-V power supply.

[1]  J.G. Maneatis,et al.  Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[2]  T. Lee,et al.  A 0.4-/spl mu/m CMOS 10-Gb/s 4-PAM pre-emphasis serial link transmitter , 1999 .

[3]  David A. Johns,et al.  Comparison of DC offset effects in four LMS adaptive algorithms , 1995 .

[4]  R. Walker,et al.  A 2.488 Gb/s Si-bipolar clock and data recovery IC with robust loss of signal detection , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[5]  S. Mori,et al.  Performance of Binary Quantized All Digital Phase-Locked Loop with a New Class of Sequential Filter , 1978, IEEE Trans. Commun..

[6]  M.-J.E. Lee,et al.  A 90 mW 4 Gb/s equalized I/O circuit with input offset cancellation , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[7]  V. Minuhin,et al.  Adaptive. Analog, Continuous Time Time-domain Equalization For Sampled Channels In Digital Magnetic Recording , 1997, 1997 IEEE International Magnetics Conference (INTERMAG'97).

[8]  P. Larsson,et al.  An offset-cancelled CMOS clock-recovery/demux with a half-rate linear phase detector for 2.5 Gb/s optical communication , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[9]  T. Lee,et al.  A 0.3-/spl mu/m CMOS 8-Gb/s 4-PAM serial link transceiver , 2000, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[10]  Stephen H. Lewis,et al.  A CMOS adaptive continuous-time forward equalizer, LPF, and RAM-DFE for magnetic recording , 1999 .

[11]  P. O'Connor,et al.  A PLL-based 2.5-Gb/s GaAs clock and data regenerator IC , 1991 .

[12]  Moon-Sang Hwang,et al.  A 5 Gb/s 0.25 /spl mu/m CMOS jitter-tolerant variable-interval oversampling clock/data recovery circuit , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[13]  D. Inglis,et al.  A CMOS low-power multiple 2.5-3.125-Gb/s serial link macrocellfor high IO bandwidth network ICs , 2002, IEEE Journal of Solid-State Circuits.

[14]  B. Razavi,et al.  A CMOS clock recovery circuit for 2.5-Gb/s NRZ data , 2001, IEEE J. Solid State Circuits.

[15]  K. Nakamura,et al.  A 20 Gb/s CMOS multi-channel transmitter and receiver chip set for ultra-high resolution digital display , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[16]  Rinaldo Castello,et al.  A 200-MSample/s trellis-coded PRML read/write channel with analog adaptive equalizer and digital servo , 1997 .

[17]  Kamran Azadet,et al.  Equalization and FEC techniques for optical transceivers , 2002, IEEE J. Solid State Circuits.

[18]  M. Yotsuyanagi,et al.  A 20-Gb/s CMOS multichannel transmitter and receiver chip set for ultra-high-resolution digital displays , 2000, IEEE Journal of Solid-State Circuits.