SOI/SOI/Bulk-Si triple-level structure for three-dimensional devices

The fabrication procedure of the SOI/SOI/bulk-Si triple-level structure is developed by using the improved selective laser recrystallization technique and MOS LSI technology. The enlarged crystal stripes sandwiched by straight grain boundaries are produced on the planarized insulating film which overlies the device structure in bulk-Si, and also SOI/bulk-Si double-layered structure. The basic characteristics of MOSFET's in a triple-level structure are evaluated.

[1]  E. Demoulin,et al.  ST-CMOS (Stacked Transistors CMOS): A double-poly-NMOS-compatible CMOS technology , 1981, 1981 International Electron Devices Meeting.

[2]  Y. Akasaka,et al.  Vertically Integrated MOS Devices with Double Active Layers , 1984 .

[3]  S. Kusunoki,et al.  A 10-Bit Linear Image Sensor Fabricated in Double Active Layers , 1985, 1985 Symposium on VLSI Technology. Digest of Technical Papers.

[4]  Jean-Pierre Colinge,et al.  Use of selective annealing for growing very large grain silicon on insulator films , 1982 .

[5]  C. Luchini,et al.  [High speed]. , 1969, Revista De La Escuela De Odontologia, Universidad Nacional De Tucuman, Facultad De Medicina.

[6]  J. Gibbons,et al.  One-gate-wide CMOS Inverter on laser-recrystallized polysilicon , 1980, IEEE Electron Device Letters.

[7]  E. Demoulin,et al.  A high density CMOS inverter with stacked transistors , 1981, IEEE Electron Device Letters.