Design of 10T SRAM cell for high SNM and low power

Objective: In this paper, a 10-T (Transistor) static random access memory (SRAM) cell with reduced power and with improved static noise margin (SNM) is proposed. The 10-T SRAM employs a single bitline with dynamic feedback control which enhances the SNM at ultra low power. Further, the power consumption is trimmed down by the use of sleep transistors. The experimental results shows that the proposed 10T SRAM cell achieves SNM of 2.91x as that of conventional 6T SRAM and it has achieved 20.49% power reduction that of the 8T SE dynamic feedback loop using 45nm process.

[1]  Shi-Yu Huang,et al.  P-P-N Based 10T SRAM Cell for Low-Leakage and Resilient Subthreshold Operation , 2011, IEEE Journal of Solid-State Circuits.

[2]  Masahiro Nomura,et al.  A read-static-noise-margin-free SRAM cell for low-VDD and high-speed applications , 2006, IEEE Journal of Solid-State Circuits.

[3]  A.P. Chandrakasan,et al.  A 256 kb 65 nm 8T Subthreshold SRAM Employing Sense-Amplifier Redundancy , 2008, IEEE Journal of Solid-State Circuits.

[4]  H. Yamauchi,et al.  A Stable 2-Port SRAM Cell Design Against Simultaneously Read/Write-Disturbed Accesses , 2008, IEEE Journal of Solid-State Circuits.

[5]  A.P. Chandrakasan,et al.  A 256-kb 65-nm Sub-threshold SRAM Design for Ultra-Low-Voltage Operation , 2007, IEEE Journal of Solid-State Circuits.

[6]  Chien-Yu Lu,et al.  A Single-Ended Disturb-Free 9T Subthreshold SRAM With Cross-Point Data-Aware Write Word-Line Structure, Negative Bit-Line, and Adaptive Read Operation Timing Tracing , 2012, IEEE Journal of Solid-State Circuits.

[7]  Kaushik Roy,et al.  Ultralow-Voltage Process-Variation-Tolerant Schmitt-Trigger-Based SRAM Design , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Ching-Te Chuang,et al.  SRAM Write-Ability Improvement With Transient Negative Bit-Line Voltage , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Naveen Verma,et al.  Ultra Low Voltage SRAM Design , 2009 .

[10]  C. B. Kushwah,et al.  A sub-threshold eight transistor (8T) SRAM cell design for stability improvement , 2014, 2014 IEEE International Conference on IC Design & Technology.

[11]  Chia-Fu Lee,et al.  On-Chip Voltage Down Converter to Improve SRAM Read/Write Margin and Static Power for Sub-Nano CMOS Technology , 2007, IEEE Journal of Solid-State Circuits.

[12]  C. B. Kushwah,et al.  A Single-Ended With Dynamic Feedback Control 8T Subthreshold SRAM Cell , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Samuel Naffziger,et al.  An x86-64 Core in 32 nm SOI CMOS , 2011, IEEE Journal of Solid-State Circuits.

[14]  K. Roy,et al.  A 160 mV Robust Schmitt Trigger Based Subthreshold SRAM , 2007, IEEE Journal of Solid-State Circuits.

[15]  T. Sasaki,et al.  A 0.7 V Single-Supply SRAM With 0.495 $\mu$m$^{2}$ Cell in 65 nm Technology Utilizing Self-Write-Back Sense Amplifier and Cascaded Bit Line Scheme , 2009, IEEE Journal of Solid-State Circuits.

[16]  M. Hasan,et al.  Leakage Characterization of 10T SRAM Cell , 2012, IEEE Transactions on Electron Devices.

[17]  Kaushik Roy,et al.  A 160 mV Robust Schmitt Trigger Based , 2007 .

[18]  K. Ishibashi,et al.  0.4-V logic-library-friendly SRAM array using rectangular-diffusion cell and delta-boosted-array voltage scheme , 2004, IEEE Journal of Solid-State Circuits.

[19]  Richard F. Hobson,et al.  A New Single-Ended SRAM Cell With Write-Assist , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[20]  Meng-Fan Chang,et al.  A 130 mV SRAM With Expanded Write and Read Margins for Subthreshold Applications , 2011, IEEE Journal of Solid-State Circuits.

[21]  Ming-Chien Tsai,et al.  Single-Ended Subthreshold SRAM With Asymmetrical Write/Read-Assist , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.