论文信息 - High-speed multiplier design using multi-input counter and compressor circuits - 字舞流文

High-speed multiplier design using multi-input counter and compressor circuits

The design of a fast multiplier implemented using either

M. Mehta | V. Parmar | E. Swartzlander | E. Swartzlander | Mayur Mehta | Vijay Parmar

[1] D. H. Jacobsohn,et al. A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..

[2] Bruce A. Wooley,et al. A Two's Complement Parallel Array Multiplication Algorithm , 1973, IEEE Transactions on Computers.

[3] Earl E. Swartzlander. Parallel Counters , 1973, IEEE Transactions on Computers.

[4] William J. Kubitz,et al. A Compact High-Speed Parallel Multiplication Scheme , 1977, IEEE Transactions on Computers.

[5] Kai Hwang,et al. Computer arithmetic: Principles, architecture, and design , 1979 .

[6] Mark Horowitz,et al. SPIM: a pipelined 64*64-bit iterative multiplier , 1989 .

[7] T. Noguchi,et al. A 15-ns 32*32-b CMOS multiplier with an improved parallel structure , 1990 .

[8] Homayoon Sam,et al. A Generalized Multibit Recoding of Two's Complement Binary Numbers and Its Proof with Application in Multiplier Implementations , 1990, IEEE Trans. Computers.

[9] Erdem Hokenek,et al. Design of the IBM RISC System/6000 Floating-Point Execution Unit , 1990, IBM J. Res. Dev..