Robust optimization based backtrace method for analog circuits

We propose a new robust approach to signal backtrace for efficiently testing embedded analog modules in a large system. The proposed signal backtrace method is formulated as a solution to a multi-point boundary value problem (BVP), with constraints on the output state and the input. This error constraint minimizes large spurious deviations in the input signal and the convergence problems that arise if multiple solutions exist or if the desired signal does not exist in the feasible signal space. As an additional attractive advantage, this formulation preserves the core iteration structure of a SPICE-like simulator without modifications, greatly easing implementation.

[1]  Sheng-Jen Tsai,et al.  Test Vector Generation for Linear Analog Devices , 1991, 1991, Proceedings. International Test Conference.

[2]  G. Golub,et al.  Scientific Computing and Differential Equations: An Introduction to Numerical Methods , 1991 .

[3]  Kurt Antreich,et al.  Design based analog testing by Characteristic Observation Inference , 1995, ICCAD.

[4]  Michael L. Bushnell,et al.  Test generation for mixed-signal devices using signal flow graphs , 1996, Proceedings of 9th International Conference on VLSI Design.

[5]  Sedki M. Riad,et al.  An optimization technique for iterative frequency-domain deconvolution , 1990 .

[6]  Bozena Kaminska,et al.  LIMSoft: automated tool for design and test integration of analog circuits , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[7]  Jacob A. Abraham,et al.  DCIATP-an iterative analog circuit test generation program for generating DC single pattern tests , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[8]  Jay B. Brockman,et al.  Predictive subset testing: optimizing IC parametric performance testing for quality, cost, and yield , 1989 .

[9]  Linda S. Milor,et al.  Detection of catastrophic faults in analog integrated circuits , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Bozena Kaminska,et al.  Multifrequency Analysis of Faults in Analog Circuits , 1995, IEEE Des. Test Comput..

[11]  Jacob A. Abraham,et al.  Analog Testing with Time Response Parameters , 1996, IEEE Des. Test Comput..

[12]  Mani Soma,et al.  Dynamic test signal design for analog ICs , 1995, ICCAD.

[13]  A. Sangiovanni-Vincentelli,et al.  Optimal test set design for analog circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[14]  Abhijit Chatterjee,et al.  Minimal length diagnostic tests for analog circuits using test history , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).