Computer-Aided Design of Fault-Tolerant VLSI Systems

The authors present a flexible methodology for compiling an algorithmic description into an equivalent fault-tolerant VLSI circuit and a CAD framework embodying this methodology. Experimental designs illustrate and validate algorithms for automated synthesis of ICs featuring either self-recovery capability or enhanced reliability.

[1]  M. M. Yen,et al.  Designing for concurrent error detection in VLSI: application to a microprogram control unit , 1987 .

[2]  Ramesh Karri,et al.  Automatic Synthesis of Self-Recovering VLSI Systems , 1996, IEEE Trans. Computers.

[3]  Yves Crouzet,et al.  Design of Self-Checking MOS-LSI Circuits: Application to a Four-Bit Microprocessor , 1980, IEEE Transactions on Computers.

[4]  Chenming Hu,et al.  The Berkeley reliability simulator BERT: an IC reliability simulator , 1992 .

[5]  Jacob A. Abraham,et al.  Compiler-assisted static checkpoint insertion , 1992, [1992] Digest of Papers. FTCS-22: The Twenty-Second International Symposium on Fault-Tolerant Computing.

[6]  Ramesh Karri,et al.  High-level synthesis of self-recovering microarchitectures , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[7]  Özalp Babaoglu,et al.  On the Optimum Checkpoint Selection Problem , 1984, SIAM J. Comput..

[8]  Ramesh Karri,et al.  A Design Methodology For The High-level Synthesis Of Fault-tolerant Asics , 1992, Workshop on VLSI Signal Processing.

[9]  Ramesh Karri,et al.  Coactive scheduling and checkpoint determination during high level synthesis of self-recovering microarchitectures , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Chidchanok Lursinsap,et al.  Automated micro-roll-back self-recovery synthesis , 1991, 28th ACM/IEEE Design Automation Conference.

[11]  C. V. Ramamoorthy,et al.  Rollback and Recovery Strategies for Computer Programs , 1972, IEEE Transactions on Computers.

[12]  Kun-Shan Lin,et al.  Trends of digital signal processing in automotive , 1988, IEEE 39th Vehicular Technology Conference.

[13]  Daniel Gajski,et al.  Flow Graph Representation , 1986, 23rd ACM/IEEE Design Automation Conference.

[14]  Marc Tremblay,et al.  High-Performance Fault-Tolerant VLSI Systems Using Micro Rollback , 1990, IEEE Trans. Computers.

[15]  Jerome Klion.  Practical Electronic Reliability Engineering , 1992 .

[16]  Daniel D. Gajski,et al.  Flow Graph Representation , 1986, DAC 1986.

[17]  A. Orailoglu,et al.  Scheduling with rollback constraints in high-level synthesis of self-recovering ASICs , 1992, [1992] Digest of Papers. FTCS-22: The Twenty-Second International Symposium on Fault-Tolerant Computing.

[18]  Miodrag Potkonjak,et al.  High level synthesis for reconfigurable datapath structures , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[19]  Daniel D. Gajski,et al.  Synthesis from VHDL , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.

[20]  Robert S. Swarz,et al.  The theory and practice of reliable system design , 1982 .