Task‐aware swapping for efficient DNN inference on DRAM‐constrained edge systems