A power optimized 13-b 5 Msamples/s pipelined analog-to-digital converter in 1.2 /spl mu/m CMOS

A 13-b 5-MHz pipelined analog-to-digital converter (ADC) was designed with the goal of minimizing power dissipation. Power was reduced by using a high swing residue amplifier and by optimizing the per stage resolution. The prototype device fabricated in a 1.2 /spl mu/m CMOS process displayed 80.1 dB peak signal-to-noise plus distortion ratio (SNDR) and 82.9 dB dynamic range. Integral nonlinearity (INL) is 0.8 least significant bits (LSB), and differential nonlinearity (DNL) is 0.3 LSB for a 100 kHz input. The circuit dissipates 166 mW on a 5 V supply.

[1]  Yasuhiko Sasaki,et al.  1.2 V mixed analog/digital circuits using 0.3 /spl mu/m CMOS LSI technology , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[2]  S. H. Lewis,et al.  A pipelined 5-Msample/s 9-bit analog-to-digital converter , 1987 .

[3]  Stephen H. Lewis,et al.  Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications , 1992 .

[4]  Paul R. Gray,et al.  A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3- mu m CMOS , 1991 .

[5]  Germano Nicollini,et al.  A fully differential sample-and-hold circuit for high-speed applications , 1989 .

[6]  B.K. Ahuja,et al.  An improved frequency compensation technique for CMOS operational amplifiers , 1983, IEEE Journal of Solid-State Circuits.

[7]  A. Karanicolas,et al.  A 15-b 1-Msample/s digitally self-calibrated pipeline ADC , 1993 .

[8]  Paul R. Gray,et al.  An 8-b 85-MS/s parallel pipeline A/D converter in 1- mu m CMOS , 1993 .

[9]  M. A. Copeland,et al.  Design techniques for cascoded CMOS op amps with improved PSRR and common-mode input range , 1984 .

[10]  Paul R. Gray,et al.  A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.

[11]  L. R. Carley,et al.  An 85 mW, 10 b, 40 Msample/s CMOS parallel-pipelined ADC , 1995 .

[12]  Akira Matsuzawa,et al.  A 10-b 20-MHz 30-mW pipelined interpolating CMOS ADC , 1993 .

[13]  Bang-Sup Song,et al.  A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D converter , 1988 .

[14]  Paul R. Gray,et al.  Design considerations for low-power, high-speed CMOS analog/digital converters , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[15]  G. Temes,et al.  Analog MOS Integrated Circuits for Signal Processing , 1986 .

[16]  Bang-Sup Song,et al.  A 13-b 10-Msample/s ADC digitally calibrated with oversampling delta-sigma converter , 1995, IEEE J. Solid State Circuits.

[17]  Bang-Sup Song,et al.  Digital-domain calibration of multistep analog-to-digital converters , 1992 .

[18]  Stephen H. Lewis,et al.  A 10-b 20-Msample/s analog-to-digital converter , 1992 .