论文信息 - CMOS circuit speed optimization based on switch level simulation

CMOS circuit speed optimization based on switch level simulation

The authors present a tool for transistor sizing for the purpose of speed optimization. The tool, called SLOP (switch-level optimization), is based on a switch-level simulation program for CMOS circuits. Consequently, the results are always verified by simulation. It gives the delay-area curve and the final sizes of each transistor according to the maximum width limitation specified by the user. Experimental results are presented. The typical improvement in circuit speed is 60%-90% with an area increase of 80%-110%.<<ETX>>

Christer Svensson | Jiren Yuan

[1] A. D. Young. Mathematics for Operations Research , 1978 .

[2] M. Shoji. FFT scaling in Domino CMOS gates , 1985 .

[3] Christer Svensson,et al. A true single-phase-clock dynamic CMOS circuit technique , 1987 .

[4] Christer Svensson,et al. Fully Dynamic Switch-Level Simulation of CMOS Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5] E.T. Lewis,et al. Optimization of device area and overall delay for CMOS VLSI designs , 1984, Proceedings of the IEEE.