Low power in-memory computing platform with four Terminal magnetic Domain Wall Motion devices

The separation of memory and computing units in current Von-Neumann computer architecture leads to unwanted energy hungry data movement and insufficient memory bandwidth. Developing an energy efficient in-memory computing platform is promising to address such issues. Spintronic devices, utilizing electron spin as state variable for information processing and data storage, have demonstrated non-volatility, low power, zero leakage current and high area density advantages over conventional CMOS technology, which makes it an excellent candidate for future in-memory computing design. In this work, we propose a low power in-memory computing platform using a novel 4-terminal magnetic domain wall motion (4T-DWM) device, in which the proposed 4T-DWM device can be employed as both non-volatile memory cell and in-memory logic. The proposed design leads to the unity of memory and logic. Based on our device-circuit SPICE-level simulation, the proposed memory cell writing energy is one order lower than the standard one transistor one magnetic tunnel junction (MTJ) based memory design with writing speed of 1ns. Compared to state-of-the-art CMOS based full adder, the proposed 4T-DWM device based in-memory full adder consumes 3.2× lower power at 500MHz.

[1]  G. Huang,et al.  An Energy-Efficient Nonvolatile In-Memory Computing Architecture for Extreme Learning Machine by Domain-Wall Nanowire Devices , 2015, IEEE Transactions on Nanotechnology.

[2]  Yiran Chen,et al.  Giant spin hall effect (GSHE) logic design for low power application , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[3]  Xuanyao Fong,et al.  KNACK: A hybrid spin-charge mixed-mode simulator for evaluating different genres of spin-transfer torque MRAM bit-cells , 2011, 2011 International Conference on Simulation of Semiconductor Processes and Devices.

[4]  Deliang Fan,et al.  Ultra-low energy reconfigurable spintronic threshold logic gate , 2016, 2016 International Great Lakes Symposium on VLSI (GLSVLSI).

[5]  Yoshihiro Ueda,et al.  A 64Mb MRAM with clamped-reference and adequate-reference schemes , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[6]  Kaushik Roy,et al.  Design and Synthesis of Ultralow Energy Spin-Memristor Threshold Logic , 2014, IEEE Transactions on Nanotechnology.

[7]  Kaushik Roy,et al.  Low-power functionality enhanced computation architecture using spin-based devices , 2011, 2011 IEEE/ACM International Symposium on Nanoscale Architectures.

[8]  M. Breitwisch Phase Change Memory , 2008, 2008 International Interconnect Technology Conference.

[9]  Ken Harada,et al.  Current-Excited Magnetization Dynamics in Narrow Ferromagnetic Wires , 2006, cond-mat/0606547.

[10]  H. Ohno,et al.  Fabrication of a Nonvolatile Full Adder Based on Logic-in-Memory Architecture Using Magnetic Tunnel Junctions , 2008 .

[11]  D. Stewart,et al.  The missing memristor found , 2008, Nature.

[12]  Young Keun Kim,et al.  Effects of notch shape on the magnetic domain wall motion in nanowires with in-plane or perpendicular magnetic anisotropy , 2012 .

[13]  Kaushik Roy,et al.  DSH-MRAM: Differential Spin Hall MRAM for On-Chip Memories , 2013, IEEE Electron Device Letters.

[14]  J. Grollier,et al.  Vertical-current-induced domain-wall motion in MgO-based magnetic tunnel junctions with low current densities , 2011, 1102.2106.

[15]  Kaushik Roy,et al.  Exploring Boolean and non-Boolean computing with spin torque devices , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[16]  Kaushik Roy,et al.  Hierarchical Temporal Memory Based on Spin-Neurons and Resistive Memory for Energy-Efficient Brain-Inspired Computing , 2014, IEEE Transactions on Neural Networks and Learning Systems.

[17]  Kaushik Roy,et al.  STT-SNN: A Spin-Transfer-Torque Based Soft-Limiting Non-Linear Neuron for Low-Power Artificial Neural Networks , 2014, IEEE Transactions on Nanotechnology.

[18]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[19]  Lawrence T. Pileggi,et al.  mLogic: Ultra-low voltage non-volatile logic circuits using STT-MTJ devices , 2012, DAC Design Automation Conference 2012.

[20]  Kaushik Roy,et al.  Exploring Spin Transfer Torque Devices for Unconventional Computing , 2015, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[21]  S. Fukami,et al.  20-nm magnetic domain wall motion memory with ultralow-power operation , 2013, 2013 IEEE International Electron Devices Meeting.

[22]  Kaushik Roy,et al.  Write-optimized reliable design of STT MRAM , 2012, ISLPED '12.