Physically clustered forward body biasing for variability compensation in nanometer CMOS design

Nanometer CMOS scaling has resulted in greatly increased circuit variability, with extremely adverse consequences on design predictability and yield. A number of recent works have focused on adaptive post-fabrication tuning approaches to mitigate this problem. Adaptive Body Bias (ABB) is one of the most successful tuning ldquoknobsrdquo in use today in high-performance custom design. Through forward body bias (FBB), the threshold voltage of the CMOS devices can be reduced after fabrication to bring the slow dies back to within the range of acceptable specs. FBB is usually applied with a very coarse core-level granularity at the price of a significantly increased leakage power. In this paper, we propose a novel, physically clustered FBB scheme on row-based standard-cell layout style that enables selective forward body biasing of only of the rows that contain most timing critical gates, thereby reducing leakage power overhead. We propose exact and heuristic algorithms to partition the design and allocate optimal body bias voltages to achieve minimum leakage power overhead. This style is fully compatible with state-of-the-art commercial physical design flows and imposes minimal area blowup. Benchmark results show large leakage power savings with a maximum savings of 30% in case of 5% compensation and 47.6% in case of 10% compensation with respect to block-level FBB and minimal implementation area overhead.

[1]  A. Chandrakasan,et al.  Leakage in Nanometer CMOS Technologies (Series on Integrated Circuits and Systems) , 2005 .

[2]  Ankur Srivastava,et al.  Active mode leakage reduction using fine-grained forward body biasing strategy , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).

[3]  Frederick S. Hillier,et al.  Introduction to Operations Research and Revised CD-ROM 8 , 2005 .

[4]  S. Nassif,et al.  Delay variability: sources, impacts and trends , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[5]  Kaushik Roy,et al.  Optimal body bias selection for leakage improvement and process compensation over different technology generations , 2003, ISLPED '03.

[6]  Michael Orshansky,et al.  An efficient algorithm for statistical minimization of total power under timing yield constraints , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[7]  David Blaauw,et al.  Design-Time Optimization of Post-Silicon Tuned Circuits Using Adaptive Body Bias , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Bin Zhang,et al.  Sleep transistor sizing using timing criticality and temporal currents , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[9]  S. Mitra.  Circuit failure prediction for robust system design in scaled CMOS , 2008, 2008 IEEE International Reliability Physics Symposium.

[10]  Josep Torrellas,et al.  Mitigating Parameter Variation with Dynamic Fine-Grain Body Biasing , 2007, 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007).

[11]  Vivek De,et al.  Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[12]  Sachin S. Sapatnekar,et al.  Mathematically assisted adaptive body bias (ABB) for temperature compensation in gigascale LSI systems , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[13]  Vivek De,et al.  Forward body bias for microprocessors in 130nm technology generation and beyond , 2002, VLSIC 2002.

[14]  Subhasish Mitra.  Circuit Failure Prediction for Robust System Design , 2008, 2008 IEEE International Integrated Reliability Workshop Final Report.

[15]  R. Faure,et al.  Introduction to operations research , 1968 .