SEU emulation in industrial SoCs combining microprocessor and FPGA

[1]  Ieee Circuits,et al.  IEEE Transactions on Very Large Scale Integration (VLSI) Systems , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  K. Saluja,et al.  A tutorial on built-in self-test. 2. Applications , 1993, IEEE Design & Test of Computers.

[3]  Miodrag Potkonjak,et al.  On-line fault detection for bus-based field programmable gate arrays , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Charles E. Stroud,et al.  BIST-based test and diagnosis of FPGA logic blocks , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Massimo Violante,et al.  Simulation-based analysis of SEU effects in SRAM-based FPGAs , 2004, IEEE Transactions on Nuclear Science.

[6]  R. Bono,et al.  Analyzing reliability - a simple yet rigorous approach , 2004, IEEE Transactions on Industry Applications.

[7]  Carl E. Landwehr,et al.  Basic concepts and taxonomy of dependable and secure computing , 2004, IEEE Transactions on Dependable and Secure Computing.

[8]  A. Lesea,et al.  The rosetta experiment: atmospheric soft error rate testing in differing technology FPGAs , 2005, IEEE Transactions on Device and Materials Reliability.

[9]  R.C. Baumann,et al.  Radiation-induced soft errors in advanced semiconductor technologies , 2005, IEEE Transactions on Device and Materials Reliability.

[10]  Mehdi Baradaran Tahoori.  Application-Dependent Testing of FPGAs , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  L. Sterpone,et al.  A New Partial Reconfiguration-Based Fault-Injection System to Evaluate SEU Effects in SRAM-Based FPGAs , 2007, IEEE Transactions on Nuclear Science.

[12]  J.N. Tombs,et al.  Selective Protection Analysis Using a SEU Emulator: Testing Protocol and Case Study Over the Leon2 Processor , 2007, IEEE Transactions on Nuclear Science.

[13]  D. Munteanu,et al.  Modeling and Simulation of Single-Event Effects in Digital Devices and ICs , 2008, IEEE Transactions on Nuclear Science.

[14]  Brent Nelson,et al.  Synchronization Techniques for Crossing Multiple Clock Domains in FPGA-Based TMR Circuits , 2010, IEEE Transactions on Nuclear Science.

[15]  N Battezzati,et al.  Application-Oriented SEU Cross-Section of a Processor Soft Core for Atmel RHBD FPGAs , 2011, IEEE Transactions on Nuclear Science.

[16]  Sanghyeon Baeg,et al.  Soft Error Issues with Scaling Technologies , 2012, 2012 IEEE 21st Asian Test Symposium.

[17]  Martin Rozkovec,et al.  An evaluation of the application dependent FPGA test method , 2012, 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS).

[18]  Martin Straka,et al.  Fault tolerant system design and SEU injection based testing , 2013, Microprocess. Microsystems.

[19]  Stefano Marrone,et al.  Enabling the usage of UML in the verification of railway systems: The DAM-rail approach , 2013, Reliab. Eng. Syst. Saf..

[20]  Matteo Sonza Reorda,et al.  An Error-Detection and Self-Repairing Method for Dynamically and Partially Reconfigurable Systems , 2017, IEEE Transactions on Computers.

[21]  Andrey A. Antonov,et al.  Design of 65 nm CMOS SRAM for space applications: A comparative study , 2014, 2013 14th European Conference on Radiation and Its Effects on Components and Systems (RADECS).

[22]  G. Furano,et al.  NAND flash storage technology for mission-critical space applications , 2013, IEEE Aerospace and Electronic Systems Magazine.

[23]  Shubin Liu,et al.  Development of a High Resolution TDC for Implementation in Flash-Based and Anti-Fuse FPGAs for Aerospace Application , 2013, IEEE Transactions on Nuclear Science.

[24]  Hamid R. Zarandi,et al.  A Fast and Accurate Fault Tree Analysis Based on Stochastic Logic Implemented on Field-Programmable Gate Arrays , 2013, IEEE Transactions on Reliability.

[25]  Catherine H. Gebotys,et al.  A Quantitative Analysis of a Novel SEU-Resistant SHA-2 and HMAC Architecture for Space Missions Security , 2013, IEEE Transactions on Aerospace and Electronic Systems.

[26]  N. Chatry,et al.  Experimental Characterization and Simulation of Electron-Induced SEU in 45-nm CMOS Technology , 2014, IEEE Transactions on Nuclear Science.

[27]  Unai Bidarte,et al.  Fault injection system for SEU emulation in Zynq SoCs , 2014, Design of Circuits and Integrated Systems.

[28]  Karthika Manilal,et al.  Design of Soft error tolerance technique for FPGA based soft core processors , 2014, 2014 IEEE International Conference on Advanced Communications, Control and Computing Technologies.

[29]  Marcantonio Catelani,et al.  A fault tolerant architecture to avoid the effects of Single Event Upset (SEU) in avionics applications , 2014 .

[30]  Olivier Romain,et al.  Fast SRAM-FPGA fault injection platform based on dynamic partial reconfiguration , 2014, 2014 26th International Conference on Microelectronics (ICM).

[31]  Javier Del Ser,et al.  Compact and Fast Fault Injection System for Robustness Measurements on SRAM-Based FPGAs , 2014, IEEE Transactions on Industrial Electronics.

[32]  Karim Mohammadi,et al.  Hybrid time and hardware redundancy to mitigate SEU effects on SRAM-FPGAs: Case study over the MicroLAN protocol , 2014, Microelectron. J..

[33]  Damien Guilbert,et al.  FPGA based fault-tolerant control on an interleaved DC/DC boost converter for fuel cell electric vehicle applications , 2015 .

[34]  J. Barak,et al.  SEU Rate in Avionics: From Sea Level to High Altitudes , 2015, IEEE Transactions on Nuclear Science.

[35]  Michael J. Wirthlin,et al.  Estimating Soft Processor Soft Error Sensitivity through Fault Injection , 2015, 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines.

[36]  Mário Zenha Rela,et al.  FIRED -- Fault Injector for Reconfigurable Embedded Devices , 2015, 2015 IEEE 21st Pacific Rim International Symposium on Dependable Computing (PRDC).

[37]  Jesus Lazaro,et al.  Dependability in FPGAs, a Review , 2015, 2015 Conference on Design of Circuits and Integrated Systems (DCIS).

[38]  Álvaro Hernández,et al.  FPGA-Based Architecture for a Multisensory Barrier to Enhance Railway Safety , 2016, IEEE Transactions on Instrumentation and Measurement.

[39]  Mihalis Psarakis,et al.  A fault injection platform for the analysis of soft error effects in FPGA soft processors , 2016, 2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS).

[40]  Ramin Rajaei,et al.  Radiation-Hardened Design of Nonvolatile MRAM-Based FPGA , 2016, IEEE Transactions on Magnetics.

[41]  Lixuan Lu,et al.  A comparison of Fault Trees and the Dynamic Flowgraph Methodology for the analysis of FPGA-based safety systems Part 1: Reactor trip logic loop reliability analysis , 2016, Reliab. Eng. Syst. Saf..

[42]  Javier Del Ser,et al.  Synchronization of faulty processors in coarse-grained TMR protected partially reconfigurable FPGA designs , 2016, Reliab. Eng. Syst. Saf..

[43]  Xiaofang Wang,et al.  Secure and Dependable NoC-Connected Systems on an FPGA Chip , 2016, IEEE Transactions on Reliability.

[44]  Unai Bidarte,et al.  Effect of different design stages on the SEU failure rate of FPGA systems , 2016, 2016 Conference on Design of Circuits and Integrated Systems (DCIS).

[45]  Adrian Evans,et al.  Heavy-Ion Micro Beam and Simulation Study of a Flash-Based FPGA Microcontroller Implementation , 2017, IEEE Transactions on Nuclear Science.

[46]  Luca Sterpone,et al.  A new approach for Total Ionizing Dose effect analysis on Flash-based FPGA , 2017, Microelectron. Reliab..

[47]  Michael J. Wirthlin,et al.  A Hybrid Approach to FPGA Configuration Scrubbing , 2017, IEEE Transactions on Nuclear Science.