Highly Reliable Coding Methods for Emerging Applications: Archive and Enterprise Solid-State Drives (SSDs)

This paper proposes highly reliable coding methods for applications in two extreme conditions. n-out-of-8 level cell (nLC) is proposed for archival applications which require significantly long data-retention time with small write/erase cycle. On the other hand, for applications with large write/erase cycle and short data-retention time (enterprise application, etc.), universal asymmetric coding (UAC) is proposed. nLC reduces the number of memory states to improve the reliability with low cost overhead. In 7LC, the bit-error rate (BER) reduction will be 79% after 1k-year data retention while seven memory states are efficiently used out of eight states. By considering nLC with error-correcting codes (ECCs), the optimum number of cell levels (n) can be determined to minimize the bit-cost with given acceptable data-retention time. In UAC, the coding method is changed according to the write/erase cycle and data-retention time to keep the BER low. As a result, BER is reduced by 52% at maximum, compared with the original random pattern.

[1]  Senju Yamazaki,et al.  Application-aware solid-state drives (SSDs) with adaptive coding , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[2]  R. Shirota,et al.  New accurate method to analyze both floating gate charge and tunnel oxide trapped charge profile in NAND flash memory , 2014, 2014 IEEE 6th International Memory Workshop (IMW).

[3]  Shuhei Tanakamaru,et al.  Performance and reliability of NAND flash/SCM hybrid SSD during write/erase cycling , 2014, 2014 IEEE 6th International Memory Workshop (IMW).

[4]  Takeuchi Ken,et al.  Hybrid Storage of ReRAM/TLC NAND Flash with RAID-5/6 for Cloud Data Centers , 2014 .

[5]  Shuhei Tanakamaru,et al.  19.6 Hybrid storage of ReRAM/TLC NAND Flash with RAID-5/6 for cloud data centers , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[6]  Shogo Hachiya,et al.  TLC/MLC NAND Flash Mix-and-Match Design with Exchangeable Storage Array , 2013 .

[7]  K. Takeuchi,et al.  Error-prediction analyses in 1X, 2X and 3Xnm NAND flash memories for system-level reliability improvement of solid-state drives (SSDs) , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[8]  C. Miccoli,et al.  Resolving discrete emission events: A new perspective for detrapping investigation in NAND Flash memories , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[9]  Sungjoo Hong,et al.  Novel Negative $Vt$ Shift Phenomenon of Program–Inhibit Cell in $\hbox{2}X{-}\hbox{3}X\hbox{-}\hbox{nm}$ Self-Aligned STI nand Flash Memory , 2012, IEEE Transactions on Electron Devices.

[10]  In-Cheol Park,et al.  6.4Gb/s multi-threaded BCH encoder and decoder for multi-channel SSD controllers , 2012, 2012 IEEE International Solid-State Circuits Conference.

[11]  Chilhee Chung,et al.  New scaling limitation of the floating gate cell in NAND Flash Memory , 2010, 2010 IEEE International Reliability Physics Symposium.

[12]  Tadahiro Kuroda,et al.  Digital rosetta stone: A sealed permanent memory with inductive-coupling power and data link , 2009, 2009 Symposium on VLSI Circuits.

[13]  J. Kessenich,et al.  Bit error rate in NAND Flash memories , 2008, 2008 IEEE International Reliability Physics Symposium.

[14]  P. Kalavade,et al.  Flash EEPROM threshold instabilities due to charge trapping during program/erase cycling , 2004, IEEE Transactions on Device and Materials Reliability.

[15]  Christian Schlegel,et al.  Low-Density Parity-Check Codes , 2004 .

[16]  Jungdal Choi,et al.  Effects of floating-gate interference on NAND flash memory cell operation , 2002 .

[17]  Ken Takeuchi,et al.  A multipage cell architecture for high-speed programming multilevel NAND flash memories , 1998, IEEE J. Solid State Circuits.

[18]  D.J.C. MacKay,et al.  Good error-correcting codes based on very sparse matrices , 1997, Proceedings of IEEE International Symposium on Information Theory.

[19]  James A. Bucklew,et al.  The source coding theorem via Sanov's theorem , 1987, IEEE Trans. Inf. Theory.

[20]  Peter Elias,et al.  The Noisy Channel Coding Theorem for Erasure Channels , 1974 .

[21]  Enrico Paolini,et al.  Low-Density Parity-Check (LDPC) Codes , 2013 .

[22]  Shuhei Tanakamaru,et al.  Highly Reliable and Low Power SSD Using Asymmetric Coding and Stripe Bitline-Pattern Elimination Programming , 2012, IEEE Journal of Solid-State Circuits.

[23]  Keonsoo Kim,et al.  Direct Field Effect of Neighboring Cell Transistor on Cell-to-Cell Interference of nand Flash Cell Arrays , 2009, IEEE Electron Device Letters.

[24]  Rino Micheloni,et al.  Cyclic codes for non volatile storage , 2008 .