Test methods used to produce highly reliable known good die (KGD)

The fastest growing technology to manufacture high quality known good die (KGD) is the usage of test methods at wafer probe level. Test methods include enhanced voltage screens and I/sub DDQ/ and temperature tests at the wafer level. Several years ago, when the original demands for KGD were occurring, test methods were used to produce KGD that had a 10,000 ppm quality level. This quality level was not adequate for high test reliability. As a result, the KGD industry relied upon test carriers to burn-in and test the singulated die to obtain the quality level desired by the customers. Test carrier methods are expensive and proved to be cost prohibitive for most markets. Test technologies have matured during the last few years. The understanding of voltage screens and I/sub DDQ/ methods has enabled the suppliers of KGD to use test methods routinely to provide KGD that are equivalent to the packaged part. The result is that the majority of KGD manufactured at present use test methods to obtain the quality and reliability levels needed by the customers. There are common elements in the industry between the usage of test methods to provide KGD and there are also differences related to the product lines. A consensus of techniques is driving usage of test methods to produce KGD with equivalent quality to the packaged part. This paper focuses on the KGD industry efforts to use test methods for KGD production. The paper also discusses efforts within the industry to explore test methods being developed for coverage of KGD that presently need burn-in screens.

[1]  Yashwant K. Malaiya,et al.  A New Fault Model and Testing Technique for CMOS Devices , 1982, International Test Conference.

[2]  Steven D. McEuen.  IDDq benefits (digital CMOS testing) , 1991, Digest of Papers 1991 VLSI Test Symposium 'Chip-to-System Test Concerns for the 90's.

[3]  Keith Baker,et al.  I/sub DDQ/ testing because 'zero defects isn't enough': a Philips perspective , 1990, Proceedings. International Test Conference 1990.

[4]  Charles F. Hawkins,et al.  Quiescent power supply current measurement for CMOS IC defect detection , 1989 .

[5]  Mark W. Levi,et al.  CMOS Is Most Testable , 1981, International Test Conference.

[6]  Wojciech Maly,et al.  Built-in current testing-feasibility study , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[7]  Niraj K. Jha,et al.  Detection of multiple input bridging and stuck-on faults in CMOS logic circuits using current monitoring , 1990 .

[8]  Roger Perry.  I/sub DDQ/ TESTING IN CMOS DIGITAL ASIC'S - PUTTING IT ALL TOGETHER , 1992, Proceedings International Test Conference 1992.

[9]  Roger Perry.  IDDQ testing in CMOS digital ASICs , 1992, J. Electron. Test..

[10]  Antonio Rubio,et al.  Quiescent current sensor circuits in digital VLSI CMOS testing , 1990 .