Systematic modeling of on-chip power grids with decaps in TSV-based 3D chip integration

Efficient modeling of power supply noises is crucial for a robust power supply design, especially with increase in the size of on-chip power grids due to emerging 3D chip integration technology. As the power grid is interconnected vertically by through-silicon vias (TSVs), operational currents required by each functional device in integrated circuits (ICs) are supplied through vertical power and ground TSVs, and horizontal power grids. Fast switching speed of the devices become complicated the accurate analysis of the worst case power supply noises. In this paper, a systematic modeling of on-chip power grids with decoupling capacitors - VNCAPs - used in TSV-based chip integration technology is presented using novel equivalent decap circuit model. The equivalent circuit model will be numerically validated and integrated into an efficient modeling for impedance profile of on-chip power grids and analysis of power supply noises in TSV-based 3D chip integration technology.

[1]  Chulho Chung,et al.  RF Model of BEOL Vertical Natural Capacitor (VNCAP) Fabricated by 45-nm RF CMOS Technology and Its Verification , 2009, IEEE Electron Device Letters.

[2]  G. Venezian,et al.  On the resistance between two points on a grid , 1994 .

[3]  En-Xiao Liu,et al.  Electrical performance of vertical natural capacitor for RF system-on-chip in 32-nm technology , 2011, 2011 IEEE 20th Conference on Electrical Performance of Electronic Packaging and Systems.

[4]  Gang Huang,et al.  Power Delivery for 3D Chip Stacks: Physical Modeling and Design Implication , 2007, 2007 IEEE Electrical Performance of Electronic Packaging.

[5]  Hannu Tenhunen,et al.  Modeling of peak-to-peak switching noise along a vertical chain of power distribution TSV pairs in a 3D stack of ICs interconnected through TSVs , 2010, NORCHIP 2010.

[6]  Soha Hassoun,et al.  System-level comparison of power delivery design for 2D and 3D ICs , 2009, 2009 IEEE International Conference on 3D System Integration.

[7]  Sanjay Pant,et al.  Power Grid Physics and Implications for CAD , 2007, IEEE Design & Test of Computers.

[8]  Jun Chen,et al.  Efficient In-Package Decoupling Capacitor Optimization for I/O Power Integrity , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.