A direct digital frequency synthesizer with fourth-order phase domain /spl Delta//spl Sigma/ noise shaper and 12-bit current-steering DAC

This paper presents a direct digital frequency synthesizer (DDFS) with a 16-bit accumulator, a fourth-order phase domain single-stage /spl Delta//spl Sigma/ interpolator, and a 300-MS/s 12-bit current-steering DAC based on the Q/sup 2/ Random Walk switching scheme. The /spl Delta//spl Sigma/ interpolator is used to reduce the phase truncation error and the ROM size. The implemented fourth-order single-stage /spl Delta//spl Sigma/ noise shaper reduces the effective phase bits by four and reduces the ROM size by 16 times. The DDFS prototype is fabricated in a 0.35-/spl mu/m CMOS technology with active area of 1.11mm/sup 2/ including a 12-bit DAC. The measured DDFS spurious-free dynamic range (SFDR) is greater than 78 dB using a reduced ROM with 8-bit phase, 12-bit amplitude resolution and a size of 0.09 mm/sup 2/. The total power consumption of the DDFS is 200mW with a 3.3-V power supply.

[1]  Franco Maloberti,et al.  A direct-digital synthesizer with improved spectral performance , 1991, IEEE Trans. Commun..

[2]  H. Samueli,et al.  An Analysis of the Output Spectrum of Direct Digital Frequency Synthesizers in the Presence of Phase-Accumulator Truncation , 1987, 41st Annual Symposium on Frequency Control.

[3]  F. Dai,et al.  A Multiband Fractional-N Frequency Synthesizer for a MIMO WLAN Transceiver RFIC , 2005 .

[4]  B. Miller,et al.  A multiple modulator fractional divider , 1990, 44th Annual Symposium on Frequency Control.

[5]  Kari Halonen,et al.  A direct digital synthesizer with an on-chip D/A-converter , 1997 .

[6]  Y. Jenq.  Digital spectra of nonuniformly sampled signals. II. Digital look-up tunable sinusoidal oscillators , 1988 .

[7]  H. Samueli,et al.  The optimization of direct digital frequency synthesizer performance in the presence of finite word length effects , 1988, Proceedings of the 42nd Annual Frequency Control Symposium, 1988..

[8]  W. Sansen,et al.  A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter , 2001, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[9]  F.F. Dai,et al.  A multiband /spl Delta//spl Sigma/ fractional-N frequency synthesizer for a MIMO WLAN transceiver RFIC , 2005, IEEE Journal of Solid-State Circuits.

[10]  Beomsup Kim,et al.  A 14-b direct digital frequency synthesizer with sigma-delta noise shaping , 2004, IEEE J. Solid State Circuits.

[11]  A.M. Fahim,et al.  Low-power direct digital frequency synthesis for wireless communications , 2000, IEEE Journal of Solid-State Circuits.

[12]  Michiel Steyaert,et al.  A current steering architecture for 12-bit high-speed D/A converters , 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).

[13]  Georges Gielen,et al.  A 14-bit intrinsic accuracy Q2 random walk CMOS DAC , 1999, IEEE J. Solid State Circuits.

[14]  R.C. Jaeger,et al.  A direct digital frequency synthesizer with single-stage delta-sigma interpolator and current-steering DAC , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[15]  Kari Halonen,et al.  Direct Digital Synthesizers , 2001 .

[16]  A. Y. Kwentus,et al.  A 100-MHz, 16-b, direct digital frequency synthesizer with a 100-dBc spurious-free dynamic range , 1999, IEEE J. Solid State Circuits.

[17]  M. Steyaert,et al.  A CMOS monolithic ΔΣ-controlled fractional-N frequency synthesizer for DCS-1800 , 2002, IEEE J. Solid State Circuits.

[18]  Rodnay Zaks,et al.  A/D and D/A conversion , 1978, Microprocess..