Low-Power Single-Slope Analog-to-Digital Converter with Intermittently Working Time-to-Digital Converter
暂无分享,去创建一个
[1] Gunhee Han,et al. A High-Speed CMOS Image Sensor With Column-Parallel Two-Step Single-Slope ADCs , 2009 .
[2] Pieter Harpe,et al. A 0.8-mW 5-bit 250-MS/s Time-Interleaved Asynchronous Digital Slope ADC , 2011, IEEE Journal of Solid-State Circuits.
[3] Masayuki Ikebe,et al. Column parallel single-slope ADC with time to digital converter for CMOS imager , 2010, 2010 17th IEEE International Conference on Electronics, Circuits and Systems.
[4] Manoj Sachdev,et al. A fully digital ADC using a new delay element with enhanced linearity , 2008, 2008 IEEE International Symposium on Circuits and Systems.
[5] Liyuan Liu,et al. An 8-bit 1MHz Successive Approximation Register (SAR) A/D with 7.98 ENOB , 2011, 2011 IEEE International Conference on Anti-Counterfeiting, Security and Identification.
[6] Nihar R. Mahapatra,et al. An empirical and analytical comparison of delay elements and a new delay element design , 2000, Proceedings IEEE Computer Society Workshop on VLSI 2000. System Design for a System-on-Chip Era.
[7] Masayuki Ikebe,et al. A 12-bit, 5.5-μW single-slope ADC using intermittent working TDC with multi-phase clock signals , 2014, 2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS).
[8] Renato P. Ribas,et al. Power consumption analysis in static CMOS gates , 2013, 2013 26th Symposium on Integrated Circuits and Systems Design (SBCCI).
[9] Michael P. Flynn,et al. A 9-bit, 14 μW and 0.06 mm $^{2}$ Pulse Position Modulation ADC in 90 nm Digital CMOS , 2010, IEEE Journal of Solid-State Circuits.
[10] Atila Alvandpour,et al. Separation and extraction of short-circuit power consumption in digital CMOS VLSI circuits , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).