A 195Gb/s 1.2W 3D-stacked inductive inter-chip wireless superconnect with transmit power control scheme

An inductively coupled wireless interface achieves aggregated data rate of 195Gbit/s among 4 stacked chips in a package by arranging 195 transceivers in 50/spl mu/m pitch with power dissipation of 1.2W. The transmit power is controlled in accordance to the communication distance to reduce both the power dissipation and the crosstalk of the system.

[1]  N. Miura,et al.  A 1.2Gb/s/pin wireless superconnect based on inductive inter-chip signaling (IIS) , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[2]  Tadahiro Kuroda,et al.  Cross talk countermeasures in inductive inter-chip wireless superconnect , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[3]  T. Ohguro,et al.  Ultra-thin chip with permalloy film for high performance MS/RF CMOS , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[4]  D.D. Antono,et al.  1.27Gb/s/pin 3mW/pin wireless superconnect (WSC) interface scheme , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[5]  T. Sakurai,et al.  Analysis and design of transceiver circuit and inductor layout for inductive inter-chip wireless superconnect , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[6]  K. Warner,et al.  Three-dimensional integrated circuits for low-power, high-bandwidth systems on a chip , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[7]  K. Kondo,et al.  A 160Gb/s interface design configuration for multichip LSI , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).