Tight Evaluation of Real-Time Task Schedulability for Processor’s DVS and Nonvolatile Memory Allocation

A power-saving approach for real-time systems that combines processor voltage scaling and task placement in hybrid memory is presented. The proposed approach incorporates the task’s memory placement problem between the DRAM (dynamic random access memory) and NVRAM (nonvolatile random access memory) into the task model of the processor’s voltage scaling and adopts power-saving techniques for processor and memory selectively without violating the deadline constraints. Unlike previous work, our model tightly evaluates the worst-case execution time of a task, considering the time delay that may overlap between the processor and memory, thereby reducing the power consumption of real-time systems by 18–88%.

[1]  Qingxu Deng,et al.  Allocation and scheduling of real-time tasks with volatile/non-volatile hybrid memory systems , 2015, 2015 IEEE Non-Volatile Memory System and Applications Symposium (NVMSA).

[2]  Paolo Faraboschi,et al.  Operating System Support for NVM+DRAM Hybrid Main Memory , 2009, HotOS.

[3]  Song Liu,et al.  Flikker: saving DRAM refresh-power through critical data partitioning , 2011, ASPLOS XVI.

[4]  Steve Goddard,et al.  A dynamic voltage scaling algorithm for sporadic tasks , 2003, RTSS 2003. 24th IEEE Real-Time Systems Symposium, 2003.

[5]  Peng Liu,et al.  Energy Efficient Real-Time Task Scheduling for Embedded Systems with Hybrid Main Memory , 2014, 2014 IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications.

[6]  Hyokyung Bahn,et al.  CLOCK-DWF: A Write-History-Aware Page Replacement Algorithm for Hybrid PCM and DRAM Memory Architectures , 2014, IEEE Transactions on Computers.

[7]  Vijayalakshmi Srinivasan,et al.  Scalable high performance main memory system using phase-change memory technology , 2009, ISCA '09.

[8]  Yoonmee Doh,et al.  EDF scheduling using two-mode voltage-clock-scaling for hard real-time systems , 2001, CASES '01.

[9]  Jun Yang,et al.  A durable and energy efficient main memory using phase change memory technology , 2009, ISCA '09.

[10]  Massoud Pedram,et al.  Dynamic voltage and frequency scaling under a precise energy model considering variable and fixed components of the system power dissipation , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[11]  Yang Li,et al.  An energy-efficient heterogeneous dual-core processor for Internet of Things , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[12]  Oscar H. Ibarra,et al.  Fast Approximation Algorithms for the Knapsack and Sum of Subset Problems , 1975, JACM.

[13]  Tajana Simunic,et al.  PDRAM: A hybrid PRAM and DRAM main memory system , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[14]  Maryline Chetto,et al.  Some Results of the Earliest Deadline Scheduling Algorithm , 1989, IEEE Transactions on Software Engineering.

[15]  Chris Fallin,et al.  Memory power management via dynamic voltage/frequency scaling , 2011, ICAC '11.

[16]  Ada Gavrilovska,et al.  HeteroOS — OS design for heterogeneous memory management in datacenter , 2017, 2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA).

[17]  El-Hadi M. Aggoune,et al.  Energy Saving EDF Scheduling for Wireless Sensors on Variable Voltage Processors , 2014 .

[18]  José L. Núñez-Yáñez,et al.  Energy efficient Reconfigurable Computing with Adaptive Voltage and Logic scaling , 2014, CARN.

[19]  Kang G. Shin,et al.  Real-time dynamic voltage scaling for low-power embedded operating systems , 2001, SOSP.

[20]  Satish Narayanasamy,et al.  MOCA: Memory Object Classification and Allocation in Heterogeneous Memory Systems , 2018, 2018 IEEE International Parallel and Distributed Processing Symposium (IPDPS).