A New Schedule Strategy of Embedded Multi-core SoC

In this paper, we propose the weighted least-connection (WLC) task schedule strategy for isomerism architecture SoC. Each core communicates with other cores through mailbox. The master core has two main threads: communication thread and task allocation thread. The slave core has two threads: communication thread and data deal thread. The dynamic weighted least-connection task schedule strategy takes each core’s computing performance and each core’s real-time processing information into consideration to make each core’s load balanced and to reduce the congestion. We do the experiment on Xilinx V5 platform and compare dynamic weighted least-connection task schedule strategy with round-robin task schedule strategy.

[1]  Xu Huang,et al.  FPGA verification methodology for SiSoC based SoC design , 2011, 2011 IEEE International Conference of Electron Devices and Solid-State Circuits.

[2]  Mohamed Abid,et al.  A model-driven based framework for rapid parallel SoC FPGA prototyping , 2011, 2011 22nd IEEE International Symposium on Rapid System Prototyping.

[3]  Nicolas Ventroux,et al.  A small footprint interleaved multithreaded processor for embedded systems , 2011, 2011 18th IEEE International Conference on Electronics, Circuits, and Systems.

[4]  Byeong Min,et al.  Beyond UVM for practical SoC verification , 2011, 2011 International SoC Design Conference.

[5]  Antônio Augusto Fröhlich,et al.  High-level design and synthesis of a resource scheduler , 2011, 2011 18th IEEE International Conference on Electronics, Circuits, and Systems.

[6]  Xipeng Shen,et al.  The Significance of CMP Cache Sharing on Contemporary Multithreaded Applications , 2012, IEEE Transactions on Parallel and Distributed Systems.

[7]  Gagan Agrawal,et al.  Performance Issues in Parallelizing Data-Intensive Applications on a Multi-core Cluster , 2009, 2009 9th IEEE/ACM International Symposium on Cluster Computing and the Grid.

[8]  Shau-Yin Tseng,et al.  Parallel Architecture Core (PAC)—the First Multicore Application Processor SoC in Taiwan Part II: Application Programming , 2011, J. Signal Process. Syst..