OCCN: a NoC modeling framework for design exploration

The On-Chip Communication Network (OCCN) project provides an efficient framework, developed within SourceForge, for the specification, modeling, simulation, and design exploration of network on-chip based on an object-oriented C++ library built on top of SystemC. OCCN is shaped by our experience in developing communication architectures for different System-on-Chip. OCCN increases the productivity of developing communication driver models through the definition of a universal Application Programming Interface (API). This API provides a new design pattern that enables creation and reuse of executable transaction level models across a variety of SystemC-based environments and simulation platforms. It also addresses model portability, simulation platform independence, interoperability, and high-level performance modeling issues.

[1]  Pierre G. Paulin,et al.  StepNP: A System-Level Exploration Platform for Network Processors , 2002, IEEE Des. Test Comput..

[2]  Diederik Verkest,et al.  System level design using C++ , 2000, DATE '00.

[3]  Alberto L. Sangiovanni-Vincentelli,et al.  Coping with Latency in SOC Design , 2002, IEEE Micro.

[4]  Erwin A. de Kock,et al.  COSY communication IP's , 2000, Proceedings 37th Design Automation Conference.

[5]  Thomas A. Henzinger,et al.  INTERFACE-BASED DESIGN , 2005 .

[6]  Gerard J. Holzmann,et al.  Design and validation of computer protocols , 1991 .

[7]  Miltos D. Grammatikakis,et al.  Software for Multiprocessor Networks on Chip , 2003, Networks on Chip.

[8]  Richard B. Fair,et al.  Integrated hierarchical design of microelectrofluidic systems using SystemC , 2002 .

[9]  Axel Jantsch,et al.  Networks on chip , 2003 .

[10]  Mani B. Srivastava,et al.  A survey of techniques for energy efficient on-chip communication , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[11]  Alberto L. Sangiovanni-Vincentelli,et al.  System design: traditional concepts and new paradigms , 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040).

[12]  Diederik Verkest,et al.  Hardware/software co-design of digital telecommunication systems , 1997, Proc. IEEE.

[13]  Luca Benini,et al.  Low power error resilient encoding for on-chip data buses , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[14]  Claudio Turchetti,et al.  Transaction-level models for AMBA bus architecture using SystemC 2.0 [SOC applications] , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[15]  Alain Greiner,et al.  A generic architecture for on-chip packet-switched interconnections , 2000, DATE '00.

[16]  A. Dewey,et al.  Behavioral modeling of microelectromechanical systems (MEMS) with statistical performance-variability reduction and sensitivity analysis , 2000 .

[17]  Naoaki Yamanaka,et al.  Architectural choices in large scale ATM switches , 1998 .

[18]  Ali Poursepanj,et al.  The PowerPC performance modeling methodology , 1994, CACM.

[19]  Alberto L. Sangiovanni-Vincentelli,et al.  Theory of latency-insensitive design , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  Sujit Dey,et al.  Design space exploration for optimizing on-chip communication architectures , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[21]  Bill Salefski,et al.  System Level Design for SOC’s , 2001 .

[22]  Daniel D. Gajski,et al.  SPECC: Specification Language and Methodology , 2000 .

[23]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[24]  Miltos D. Grammatikakis,et al.  IPSIM: SystemC 3.0 enhancements for communication refinement [SoC design] , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[25]  Alberto L. Sangiovanni-Vincentelli,et al.  Addressing the system-on-a-chip interconnect woes through communication-based design , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[26]  S. Wicker.  Error Control Systems for Digital Communication and Storage , 1994 .

[27]  Sujit Dey,et al.  Evaluation of the traffic-performance characteristics of system-on-chip communication architectures , 2001, VLSI Design 2001. Fourteenth International Conference on VLSI Design.

[28]  Miltos D. Grammatikakis,et al.  IPSIM: systemc 3.0 enhancements for communication refinement , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[29]  Radu Marculescu,et al.  Towards on-chip fault-tolerant communication , 2003, ASP-DAC '03.

[30]  Martti Forsell,et al.  A Scalable High-Performance Computing Solution for Networks on Chips , 2002, IEEE Micro.

[31]  Trung A. Diep,et al.  VMW: A Visualization-Based Microarchitecture Workbench , 1995, Computer.

[32]  Anant Agarwal,et al.  Scalability of parallel machines , 1991, CACM.

[33]  Bran Selic,et al.  Real-time object-oriented modeling , 1994, Wiley professional computing.

[34]  F. Schirrmeister,et al.  Methodology and technology for virtual component driven hardware/software co-design on the system-level , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[35]  Flaviu Cristian,et al.  Understanding fault-tolerant distributed systems , 1991, CACM.

[36]  Miltos D. Grammatikakis,et al.  Parallel System Interconnections and Communications , 2000 .

[37]  Israel Koren,et al.  STATS: A framework for microprocessor and system-level design space exploration , 1999, J. Syst. Archit..

[38]  V.D. Zivkovic,et al.  Design space exploration of streaming multiprocessor architectures , 2002, IEEE Workshop on Signal Processing Systems.