Ctherm: An Integrated Framework for Thermal-Functional Co-simulation of Systems-on-Chip

This paper presents therm, an integrated framework for cycle-accurate thermal and functional evaluation of systems-on-chip. The presented framework enables accurate characterization of thermal behaviour by generating detailed physical models for components based on input specifications, and simulating them within a tightly integrated co-simulation platform with an embedded thermal simulator. Therm's fine-grained modelling approach yields 70% higher accuracy in hotspot resolution as compared to conventional approaches that abstract component internals. Simulation runtime time is reduced by up to 36% over conventional continuous approaches through the use of thermal check pointing, enabling the fast-forwarding of thermal simulations without loss of thermal continuity.

[1]  Luca Benini,et al.  HW-SW emulation framework for temperature-aware design in MPSoCs , 2008, TODE.

[2]  Florence Maraninchi,et al.  Co-simulation of Functional SystemC TLM Models with Power/Thermal Solvers , 2013, 2013 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum.

[3]  Lieven Eeckhout,et al.  Power-aware multi-core simulation for early design stage hardware/software co-optimization , 2012, 2012 21st International Conference on Parallel Architectures and Compilation Techniques (PACT).

[4]  Ankush Varma High-Speed Performance, Power and Thermal Co-simulation For SoC Design , 2007 .

[5]  Trevor Mudge,et al.  MiBench: A free, commercially representative embedded benchmark suite , 2001 .

[6]  Luca Benini,et al.  Exploring "temperature-aware" design in low-power MPSoCs , 2006, DATE.

[7]  Norman P. Jouppi,et al.  Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0 , 2007, 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007).

[8]  Amir Zjajo,et al.  A 11 µW 0°C–160°C temperature sensor in 90 nm CMOS for adaptive thermal monitoring of VLSI circuits , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[9]  Andrew B. Kahng,et al.  ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[10]  Paul D. Franzon,et al.  Thermal Pathfinding for 3-D ICs , 2014, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[11]  Kevin Skadron,et al.  Temperature-aware microarchitecture: Modeling and implementation , 2004, TACO.

[12]  Luca Benini,et al.  A virtual platform environment for exploring power, thermal and reliability management control strategies in high-performance multicores , 2010, GLSVLSI '10.

[13]  Margaret Martonosi,et al.  Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[14]  José Ignacio Hidalgo,et al.  3D thermal-aware floorplanner using a MOEA approximation , 2013, Integr..

[15]  Jason Cong,et al.  An automated design flow for 3D microarchitecture evaluation , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[16]  Federico Angiolini,et al.  Automated Pathfinding tool chain for 3D-stacked integrated circuits: Practical case study , 2009, 2009 IEEE International Conference on 3D System Integration.

[17]  David Atienza,et al.  3D-ICE: Fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[18]  Sumeet S. Kumar,et al.  Improving data cache performance using Persistence Selective Caching , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[19]  Amir Zjajo,et al.  System Level Methodology for Interconnect Aware and Temperature Constrained Power Management of 3-D MP-SOCs , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[20]  David Atienza,et al.  3D Thermal-aware floorplanner for many-core single-chip systems , 2011, 2011 12th Latin American Test Workshop (LATW).

[21]  Gu-Yeon Wei,et al.  Process Variation Tolerant 3T1D-Based Cache Architectures , 2007, 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007).

[22]  F. H. Mcmahon,et al.  The Livermore Fortran Kernels: A Computer Test of the Numerical Performance Range , 1986 .