Design of low-error fixed-width modified booth multiplier

This paper presents an error compensation method for a modified Booth fixed-width multiplier that receives a W-bit input and produces a W-bit product. To efficiently compensate for the quantization error, Booth encoder outputs (not multiplier coefficients) are used for the generation of error compensation bias. The truncated bits are divided into two groups depending upon their effects on the quantization error. Then, different error compensation methods are applied to each group. By simulations, it is shown that quantization error can be reduced up to 50% by the proposed error compensation method compared with the existing method with approximately the same hardware overhead in the bias generation circuit. It is also shown that the proposed method leads to up to 35% reduction in area and power consumption of a multiplier compared with the ideal multiplier.

[1]  Keshab K. Parhi,et al.  Low error fixed-width CSD multiplier with efficient sign extension , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[2]  Andreas Antoniou,et al.  Area-efficient multipliers for digital signal processing applications , 1996 .

[3]  Keshab K. Parhi,et al.  Low error fixed-width modified Booth multiplier , 2002, IEEE Workshop on Signal Processing Systems.

[4]  Patrik Larsson,et al.  Low power multiplication for FIR filters , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.

[5]  E.E. Swartzlander.  Truncated multiplication with approximate rounding , 1999, Conference Record of the Thirty-Third Asilomar Conference on Signals, Systems, and Computers (Cat. No.CH37020).

[6]  E. Swartzlander,et al.  Truncated multiplication with correction constant [for DSP] , 1993, Proceedings of IEEE Workshop on VLSI Signal Processing.

[7]  Jer Min Jou,et al.  Design of low-error fixed-width multiplier for DSP applications , 1997 .

[8]  Lan-Da Van,et al.  Design of the lower error fixed-width multiplier and its application , 2000 .

[9]  O. L. Macsorley.  High-Speed Arithmetic in Binary Computers , 1961, Proceedings of the IRE.

[10]  George W. Reitwiesner,et al.  Binary Arithmetic , 1960, Adv. Comput..

[11]  Shyh-Jye Jou,et al.  Fixed-width multiplier for DSP application , 2000, Proceedings 2000 International Conference on Computer Design.

[12]  Y. C. Lim,et al.  Single-Precision Multiplier with Reduced Circuit Complexity for Signal Processing Applications , 1992, IEEE Trans. Computers.

[13]  E. J. King,et al.  Data-dependent truncation scheme for parallel multipliers , 1997, Conference Record of the Thirty-First Asilomar Conference on Signals, Systems and Computers (Cat. No.97CB36136).