Self-Checking Carry-Select Adder Design Based on Two-Rail Encoding

Carry-select adders are one of the faster types of adders. This paper proposes a scheme that encodes the sum bits using two-rail codes; the encoded sum bits are then checked by self-checking checkers. The multiplexers used in the adder are also totally self-checking. The scheme is illustrated with the implementation of a 2-bit carry select adder that can detect all single stuck-at faults on-line; the detection of double faults is not guaranteed. Adders of arbitrary size can be constructed by cascading the appropriate number of such 2-bit adders. A range of adders from 4 to 128 bits is designed using this approach employing a 0.5-mum CMOS technology. The transistor overhead in implementing these self-checking adders varies from 19.51% to 20.94%, and the area overhead varies from 16.07% to 20.67% compared to adders without built-in self-checking capability.

[1]  Behrooz Parhami,et al.  Computer arithmetic - algorithms and hardware designs , 1999 .

[2]  Parag K. Lala,et al.  On-line detection of faults in carry-select adders , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[3]  Glen G. Langdon,et al.  Concurrent error detection for group look-ahead binary adders , 1970 .

[4]  Michael Nicolaidis,et al.  Efficient implementations of self-checking adders and ALUs , 1993, FTCS-23 The Twenty-Third International Symposium on Fault-Tolerant Computing.

[5]  M.-J. Hsiao,et al.  Carry-select adder using single ripple-carry adder , 1998 .

[6]  P.K. Lala,et al.  On-line error detectable carry-free adder design , 2001, Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[7]  Michael Gössel,et al.  Self-checking code-disjoint carry-select adder with low area overhead by use of add1-circuits , 2004, Proceedings. 10th IEEE International On-Line Testing Symposium.

[8]  Israel Koren,et al.  Techniques for yield enhancement of VLSI adders , 1995, Proceedings The International Conference on Application Specific Array Processors.

[9]  Frederick F. Sellers,et al.  Error detecting logic for digital computers , 1968 .

[10]  W. W. Peterson.  On Checking an Adder , 1958, IBM J. Res. Dev..

[11]  Jien Chung Lo,et al.  Novel area-time efficient static CMOS totally self-checking comparator , 1993 .

[12]  F. W. Shih.  High performance self-checking adder for VLSI processor , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[13]  Jacob A. Abraham,et al.  On-line error detecting constant delay adder , 2003, 9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003..

[14]  Stephen H. Unger,et al.  Delay-insensitive carry-lookahead adders , 1997, Proceedings Tenth International Conference on VLSI Design.

[15]  Lee-Sup Kim,et al.  A low power carry select adder with reduced area , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[16]  Michael Nicolaidis,et al.  Carry checking/parity prediction adders and ALUs , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[17]  Michael Nicolaidis,et al.  Design of static CMOS self-checking circuits using built-in current sensing , 1992, [1992] Digest of Papers. FTCS-22: The Twenty-Second International Symposium on Fault-Tolerant Computing.