Motion estimation and CABAC VLSI co-processors for real-time high-quality H.264/AVC video coding

Real-time and high-quality video coding is gaining a wide interest in the research and industrial community for different applications. H.264/AVC, a recent standard for high performance video coding, can be successfully exploited in several scenarios including digital video broadcasting, high-definition TV and DVD-based systems, which require to sustain up to tens of Mbits/s. To that purpose this paper proposes optimized architectures for H.264/AVC most critical tasks, Motion estimation and context adaptive binary arithmetic coding. Post synthesis results on sub-micron CMOS standard-cells technologies show that the proposed architectures can actually process in real-time 720x480 video sequences at 30 frames/s and grant more than 50Mbits/s. The achieved circuit complexity and power consumption budgets are suitable for their integration in complex VLSI multimedia systems based either on AHB bus centric on-chip communication system or on novel Network-on-Chip (NoC) infrastructures for MPSoC (Multi-Processor System on Chip).

[1]  A Methodology for Performance Analysis of Network-on-Chip Architectures for Video SoCs 1 , 2012 .

[2]  Yun He,et al.  Efficient fast ME predictions and early-termination strategy based on H.264 statistical characters , 2003, Fourth International Conference on Information, Communications and Signal Processing, 2003 and the Fourth Pacific Rim Conference on Multimedia. Proceedings of the 2003 Joint.

[3]  Javier D. Bruguera,et al.  High-Throughput Architecture for H.264/AVC CABAC Compression System , 2006, IEEE Transactions on Circuits and Systems for Video Technology.

[4]  Santanu Dutta,et al.  A flexible parallel architecture adapted to block-matching motion-estimation algorithms , 1996, IEEE Trans. Circuits Syst. Video Technol..

[5]  D. Marpe,et al.  Video coding with H.264/AVC: tools, performance, and complexity , 2004, IEEE Circuits and Systems Magazine.

[6]  Gauthier Lafruit,et al.  Performance and Complexity Co-evaluation of the Advanced Video Coding Standard for Cost-Effective Multimedia Communications , 2004, EURASIP J. Adv. Signal Process..

[7]  Radu Marculescu,et al.  On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches , 2007, TODE.

[8]  Luca Fanucci,et al.  Low-Complexity Link Microarchitecture for Mesochronous Communication in Networks-on-Chip , 2008, IEEE Transactions on Computers.

[9]  Luca Fanucci,et al.  Architectural-Level Power Optimization of Microcontroller Cores in Embedded Systems , 2007, IEEE Trans. Ind. Electron..

[10]  Liang-Gee Chen,et al.  Architecture design of area-efficient SRAM-based multi-symbol arithmetic encoder in H.264/AVC , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[11]  Thomas Wiegand,et al.  Draft ITU-T recommendation and final draft international standard of joint video specification , 2003 .

[12]  Alexis M. Tourapis,et al.  Fast motion estimation within the H.264 codec , 2003, 2003 International Conference on Multimedia and Expo. ICME '03. Proceedings (Cat. No.03TH8698).

[13]  Liang-Gee Chen,et al.  Analysis, fast algorithm, and VLSI architecture design for H.264/AVC intra frame coder , 2005, IEEE Transactions on Circuits and Systems for Video Technology.

[14]  Luca Fanucci,et al.  Dynamic control of motion estimation search parameters for low complex H.264 video coding , 2006, IEEE Transactions on Consumer Electronics.

[15]  Fabrizio S. Rovati,et al.  Hardware assisted rate distortion optimization with embedded CABAC accelerator for the H.264 advanced video codec , 2006, IEEE Transactions on Consumer Electronics.

[16]  Luca Fanucci,et al.  Data-adaptive motion estimation algorithm and VLSI architecture design for low-power video systems , 2004 .

[17]  Truong Q. Nguyen,et al.  Scalable phase extraction methods for phase plane motion estimation , 2006 .

[18]  Liang-Gee Chen,et al.  Hardware architecture design of video compression for multimedia communication systems , 2005, IEEE Communications Magazine.

[19]  Luca Fanucci,et al.  Self-Adaptive Algorithmic/Architectural Design for Real-Time, Low-Power Video Systems , 2005, IEICE Trans. Inf. Syst..

[20]  Miltos D. Grammatikakis,et al.  Design of Cost-Efficient Interconnect Processing Units , 2008 .

[21]  Luca Fanucci,et al.  A parametric VLSI architecture for video motion estimation , 2001, Integr..

[22]  Timo Hämäläinen,et al.  Evaluating SoC Network Performance in MPEG-4 Encoder , 2006, 2006 IEEE Workshop on Signal Processing Systems Design and Implementation.

[23]  Hee-Bum Jung,et al.  Performance Analysis for MPEG-4 Video Codec Based on On-Chip Network , 2005 .

[24]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[25]  Liang-Gee Chen,et al.  Hardware architecture design for variable block size motion estimation in MPEG-4 AVC/JVT/ITU-T H.264 , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[26]  Jar-Ferr Yang,et al.  Combined 2-D transform and quantization architectures for H.264 video coders , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[27]  Choudhury A. Rahman,et al.  UMHexagonS algorithm based motion estimation architecture for H.264/AVC , 2005, Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05).

[28]  Peter Kuhn,et al.  Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation , 1999, Springer US.

[29]  Wen Gao,et al.  Variable-Bin-Rate CABAC Engine for H.264/AVC High Definition Real-Time Decoding , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[30]  Vu-Duc Ngo,et al.  Realizing Network on Chip Design of H.264 Decoder Based on Throughput Aware Mapping , 2006, 2006 First International Conference on Communications and Electronics.

[31]  Ajay Luthra,et al.  Overview of the H.264/AVC video coding standard , 2003, IEEE Trans. Circuits Syst. Video Technol..

[32]  Daewook Kim,et al.  MPEG-4 performance analysis for a CDMA network-on-chip , 2005, Proceedings. 2005 International Conference on Communications, Circuits and Systems, 2005..

[33]  Luca Fanucci,et al.  Power Optimization of an 8051-Compliant IP Microcontroller , 2005, IEICE Trans. Electron..

[34]  Heiko Schwarz,et al.  Context-based adaptive binary arithmetic coding in the H.264/AVC video compression standard , 2003, IEEE Trans. Circuits Syst. Video Technol..

[35]  Dake Liu,et al.  Accelerating CABAC encoding for multi-standard media with configurability , 2006, Proceedings 20th IEEE International Parallel & Distributed Processing Symposium.

[36]  Jung-Woo Kim,et al.  Real-time MPEG-4 AVC/H.264 CABAC entropy coder , 2005, 2005 Digest of Technical Papers. International Conference on Consumer Electronics, 2005. ICCE..

[37]  H. Shojania,et al.  A high performance CABAC encoder , 2005, The 3rd International IEEE-NEWCAS Conference, 2005..

[38]  Wei Zheng,et al.  Efficient pipelined CABAC encoding architecture , 2008, IEEE Transactions on Consumer Electronics.