0.5V 160-MHz 260uW all digital phase-locked loop

A low power all-digital phase locked-loop (ADPLL) in a 0.13um CMOS process is presented. The pulse-based digitally controlled oscillator (PB-DCO) performs a high resolution and wide range. The locking time of ADPLL is less then 32 reference clock cycles. The multiplication factor is 2 to 63. Power consumption is 260uW at 160-MHz and 80uW at 60-MHz with 0.5V supply voltage.

[1]  Shen-Iuan Liu,et al.  Clock-deskew buffer using a SAR-controlled delay-locked loop , 2000, IEEE Journal of Solid-State Circuits.

[2]  Ching-Che Chung,et al.  An all-digital phase-locked loop for high-speed clock generation , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[3]  J.A. Tierno,et al.  A Wide Power Supply Range, Wide Tuning Range, All Static CMOS All Digital PLL in 65 nm SOI , 2008, IEEE Journal of Solid-State Circuits.

[4]  P. Nilsson,et al.  A digitally controlled PLL for SoC applications , 2004, IEEE Journal of Solid-State Circuits.

[5]  Ching-Che Chung,et al.  A clock generator with cascaded dynamic frequency counting loops for wide multiplication range applications , 2006 .

[6]  A. Alvandpour,et al.  A 3.5GHz 32mW 150nm multiphase clock generator for high-performance microprocessors , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[7]  Jin-Sheng Wang,et al.  A PVT tolerant 0.18MHz to 600MHz self-calibrated digital PLL in 90nm CMOS process , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[8]  Jen-Chieh Liu,et al.  All-Digital PLL Using Pulse-Based DCO , 2007, 2007 14th IEEE International Conference on Electronics, Circuits and Systems.

[9]  J. Lundberg,et al.  An All-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performance Microprocessors(Special Issue on the 1994 VLSI Circuits Symposium) , 1995 .