CMOS ring oscillator with quadrature outputs and 100 MHz to 3.5 GHz tuning range

A 100 MHz to 3.5 GHz four-stage CMOS ring oscillator with quadrature outputs and oscillator core current consumption roughly proportional to operating frequency is presented. A novel oscillator topology consisting of a chain of four static single-ended CMOS inverters, four additional feedforward inverters and frequency control by steering the total oscillator core current is proposed. The circuit is implemented in a 0.18/spl mu/ standard CMOS technology. Oscillator core current consumption is 90/spl mu/A at 100 MHz and 9mA at 3.5 GHz with a 1.8V supply. Measured phase noise at 4 MHz offset is -114dBc/Hz at 100MHz and -106dBc/Hz at 3.5GHz oscillation frequency. Quadrature error is better than 3.5/spl deg/ over the 100 MHz to 3GHz frequency range.

[1]  Ramesh Harjani,et al.  A low-phase-noise CMOS ring oscillator with differential control and quadrature outputs , 2001, Proceedings 14th Annual IEEE International ASIC/SOC Conference (IEEE Cat. No.01TH8558).

[2]  Tad Kwasniewski,et al.  CMOS VCO's for PLL frequency synthesis in GHz digital mobile radio communications , 1997 .

[3]  Oscal T.-C. Chen,et al.  A power-efficient wide-range phase-locked loop , 2002, IEEE J. Solid State Circuits.

[4]  M. Soyuer,et al.  A fully-monolithic SiGe differential voltage-controlled oscillator for 5 GHz wireless applications , 2000, 2000 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium Digest of Papers (Cat. No.00CH37096).

[5]  B. Razavi,et al.  A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector , 2001, IEEE J. Solid State Circuits.

[6]  Lizhong Sun,et al.  A 1.25-GHz 0.35-μm monolithic CMOS PLL based on a multiphase ring oscillator , 2001, IEEE J. Solid State Circuits.

[7]  B. Razavi,et al.  A CMOS clock recovery circuit for 2.5-Gb/s NRZ data , 2001, IEEE J. Solid State Circuits.

[8]  J.G. Maneatis,et al.  Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[9]  A. Hajimiri,et al.  Jitter and phase noise in ring oscillators , 1999, IEEE J. Solid State Circuits.

[10]  Bishop Brock,et al.  A 32-bit PowerPC system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling , 2002, IEEE J. Solid State Circuits.

[11]  John G. Maneatis.  PLL Based on Self-Biased Techniques , 1996 .

[12]  Behzad Razavi,et al.  A study of phase noise in CMOS oscillators , 1996, IEEE J. Solid State Circuits.