A droop measurement built-in self-test circuit for digital low-dropout regulators

Today's highly integrated system-on-chips (SOCs) employ several integrated voltage regulators to achieve higher power efficiency and smaller board area. Testing of voltage regulators is essential to validate the final product. In this work, we present a unique droop measurement built-in self-test (BIST) circuit for digital low-dropout regulators (DLDOs). The proposed BIST system is capable of storing transient droop information with less than 1.05 % error for droop voltages ranging from 45 mV to 520 mV for nominal DLDO output voltage of 1.6 V where supply voltage is 1.8 V. Additionally, a reuse based 10-bit successive-approximation (SAR) analog-to-digital converter (ADC) is incorporated to generate a digital output corresponding to the stored droop information as the BIST measurement result. The on-chip DLDO decoupling capacitor (∼1 nF) is reconfigured as a charge scaling array for ADC operation during testing to increase reusability. The proposed BIST circuit is designed with 0.18 μm CMOS process in Cadence Virtuoso and verified with corner simulations.

[1]  T. Rahal-Arabi,et al.  On-die droop detector for analog sensing of power supply noise , 2004, IEEE Journal of Solid-State Circuits.

[2]  Edgar Sánchez-Sinencio,et al.  Full On-Chip CMOS Low-Dropout Voltage Regulator , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Fabrice Paillet,et al.  FIVR — Fully integrated voltage regulators on 4th generation Intel® Core™ SoCs , 2014, 2014 IEEE Applied Power Electronics Conference and Exposition - APEC 2014.

[4]  Hwang-Cherng Chow,et al.  A high performance peak detector sample and hold circuit for detecting power supply noise , 2008, APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems.

[5]  Arijit Raychowdhury,et al.  All-Digital Low-Dropout Regulator With Adaptive Control and Reduced Dynamic Stability for Digital Load Circuits , 2016, IEEE Transactions on Power Electronics.

[6]  K.A. Jenkins,et al.  On-chip Real-Time Power Supply Noise Detector , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[7]  Kunihiro Asada,et al.  A toggle-type peak hold circuit for local power supply noise detection , 2010, 2nd Asia Symposium on Quality Electronic Design (ASQED).

[8]  Kazunori Watanabe,et al.  0.5-V input digital LDO with 98.7% current efficiency and 2.7-µA quiescent current in 65nm CMOS , 2010, IEEE Custom Integrated Circuits Conference 2010.

[9]  Haibo Wang,et al.  Reduction of Parasitic Capacitance Impact in Low-Power SAR ADC , 2012, IEEE Transactions on Instrumentation and Measurement.

[10]  Gyu-Hyeong Cho,et al.  A 200-mA Digital Low Drop-Out Regulator With Coarse-Fine Dual Loop in Mobile Application Processor , 2017, IEEE Journal of Solid-State Circuits.

[11]  James Tschanz,et al.  Enabling Wide Autonomous DVFS in a 22 nm Graphics Execution Core Using a Digitally Controlled Fully Integrated Voltage Regulator , 2016, IEEE Journal of Solid-State Circuits.

[12]  Rui Paulo Martins,et al.  A Fully Integrated Digital LDO With Coarse–Fine-Tuning and Burst-Mode Operation , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  Mark Mohammad Tehranipoor,et al.  A Novel Peak Power Supply Noise Measurement and Adaptation System for Integrated Circuits , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Tak-Jun Oh,et al.  A 110-nm CMOS 0.7-V Input Transient-Enhanced Digital Low-Dropout Regulator With 99.98% Current Efficiency at 80-mA Load , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  David E. Duarte,et al.  A Compact First-Order $\Sigma\Delta $ Modulator for Analog High-Volume Testing of Complex System-on-Chips in a 14 nm Tri-Gate Digital CMOS Process , 2016, IEEE Journal of Solid-State Circuits.