Simulating the Effects of Process Variations on Capacitive Crosstalk

Process variations have an enormous impact on the amount of crosstalk in the circuit. Aggravation in crosstalk may lead to erroneous behavior of the circuit resulting in reduced product yield. Products have failed to meet targeted frequencies because of crosstalk problems. Therefore, a circuit should be designed such that there is a safety margin from erroneous circuit operation. At the same time, the design should not be so conservative that chip area and performance fall behind operational objectives. Whereas the combination of process parameters that give rise to worst-case noise is context dependent, we show in this paper how to efficiently determine process corners that can be used to approximate the worst-case crosstalk pulse or delay at the crosstalk site. Our experimental results show the accuracy gain of our process corners compared to traditional techniques while maintaining efficiency.

[1]  Melvin A. Breuer,et al.  Test generation for crosstalk-induced faults: framework and computational results , 2000, Proceedings of the Ninth Asian Test Symposium.

[2]  O. S. Nakagawa,et al.  Circuit impact and skew-corner analysis of stochastic process variation in global interconnect , 1999, Proceedings of the IEEE 1999 International Interconnect Technology Conference (Cat. No.99EX247).

[3]  Guido Masera,et al.  A statistical model for estimating the effect of process variations on crosstalk noise , 2004, SLIP '04.

[4]  Ying Liu,et al.  Impact of interconnect variations on the clock skew of a gigahertz microprocessor , 2000, DAC.

[5]  Shahin Nazarian,et al.  XIDEN: crosstalk target identification framework , 2002, Proceedings. International Test Conference.

[6]  Melvin A. Breuer,et al.  Analytic models for crosstalk delay and pulse analysis under non-ideal inputs , 1997, Proceedings International Test Conference 1997.

[7]  Melvin A. Breuer,et al.  Process aggravated noise (PAN): new validation and test problems , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[8]  Melvin A. Breuer,et al.  An enhanced test generator for capacitance induced crosstalk delay faults , 2003, 2003 Test Symposium.

[9]  Shahin Nazarian,et al.  Efficient identification of crosstalk induced slowdown targets , 2004, 13th Asian Test Symposium.