Cost-efficient 3D Integration to Hinder Reverse Engineering During and After Manufacturing

Reverse engineering (RE) attacks pose a serious threat to the semiconductor supply chain. In this paper, we address this problem by proposing a design flow that leverages the unique capabilities of 3D integration to synergistically combine split fabrication and circuit camouflaging. First, 3D heterogeneous multi-chip integration is utilized to support efficient dielevel split fabrication to protect against RE during manufacturing. Second, to prevent RE after manufacturing, a subset of the trusted foundry’s die is obscured to significantly increase decamouflaging difficulty. A security-based cutsize-optimized partition algorithm is proposed to maximize the number of securely camouflaged gates on the trusted die while reducing the cutsize. Third, cost modeling is applied to demonstrate the cost effectiveness of the proposed 3D split fabrication flow compared with existing solutions. Across six widely used benchmarks, evaluations on 3D split fabrication designs between 15nm to 90nm processes show that the proposed design can effectively hinder practical RE attacks during manufacturing (Hamming Distance=30%) and after manufacturing (Complexity-to-Decamouflage=145), with minimum overheads to cutsize, foot-print, and cost.

[1]  Peter Gadfort,et al.  Split-fabrication obfuscation: Metrics and techniques , 2014, 2014 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST).

[2]  Siddharth Garg,et al.  IC Decamouaging:: Reverse Engineering Camouflaged ICs within Minutes. , 2015 .

[3]  Siddharth Garg,et al.  Securing Computer Hardware Using 3D Integrated Circuit (IC) Technology and Split Manufacturing for Obfuscation , 2013, USENIX Security Symposium.

[4]  Lu Zhang,et al.  Moonwalk: NRE Optimization in ASIC Clouds , 2017, ASPLOS.

[5]  Houman Homayoun,et al.  Dynamically heterogeneous cores through 3D resource pooling , 2012, IEEE International Symposium on High-Performance Comp Architecture.

[6]  John P. Hayes,et al.  Unveiling the ISCAS-85 Benchmarks: A Case Study in Reverse Engineering , 1999, IEEE Des. Test Comput..

[7]  Jeyavijayan Rajendran,et al.  Security analysis of integrated circuit camouflaging , 2013, CCS.

[8]  Cevdet Aykanat,et al.  Two novel multiway circuit partitioning algorithms using relaxed locking , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Giovanni Squillero,et al.  RT-Level ITC'99 Benchmarks and First ATPG Results , 2000, IEEE Des. Test Comput..

[10]  Michael Baxter,et al.  Icarus verilog: open-source verilog more than a year later , 2002 .

[11]  Azadeh Davoodi,et al.  Are Proximity Attacks a Threat to the Security of Split Manufacturing of Integrated Circuits? , 2017, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Sayak Ray,et al.  Evaluating the security of logic encryption algorithms , 2015, 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).

[13]  Yuan Xie,et al.  Cost-effective design of scalable high-performance systems using active and passive interposers , 2017, 2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[14]  Liu Liu,et al.  Leveraging 3D technologies for hardware security: Opportunities and challenges , 2016, 2016 International Great Lakes Symposium on VLSI (GLSVLSI).

[15]  Alberto L. Sangiovanni-Vincentelli,et al.  Test generation for sequential circuits , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Baris Taskin,et al.  Enhanced level shifter for multi-voltage operation , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[17]  Ankur Srivastava,et al.  Security-Aware Design Flow for 2.5D IC Technology , 2015, TrustED@CCS.

[18]  Jiang Hu,et al.  Routing perturbation for enhanced security in split manufacturing , 2017, 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC).

[19]  Yuan Xie,et al.  Cost and Thermal Analysis of High-Performance 2.5D and 3D Integrated Circuit Design Space , 2016, 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[20]  Eric Beyne,et al.  The 3-D Interconnect Technology Landscape , 2016, IEEE Design & Test.