Self-substrate-triggered technique to enhance turn-on uniformity of multi-finger ESD protection devices

A novel self-substrate-triggered (SST) technique is proposed to solve the nonuniform turn-on issue of the multi-finger GGNMOS for ESD protection. The first turned-on center finger is used to trigger on all fingers in the GGNMOS structure with self-substrate-triggered technique. So, the turn-on uniformity and ESD robustness of GGNMOS can be greatly improved by the new proposed self-substrate-triggered technique.

[1]  R. Stephenson.  A and V , 1962, The British journal of ophthalmology.

[2]  Amitava Chatterjee,et al.  Improving the ESD failure threshold of silicided n-MOS output transistors by ensuring uniform current flow , 1992 .

[3]  C. Duvvury,et al.  Dynamic gate coupling of NMOS for efficient output ESD protection , 1992, 30th Annual Proceedings Reliability Physics 1992.

[4]  Charvaka Duvvury,et al.  Substrate triggering and salicide effects on ESD performance and protection circuit design in deep submicron CMOS processes , 1995, Proceedings of International Electron Devices Meeting.

[5]  E. Nowak,et al.  Process and design for ESD robustness in deep submicron CMOS technology , 1996, Proceedings of International Reliability Physics Symposium.

[6]  Chung-Yu Wu,et al.  Capacitor-couple ESD protection circuit for deep-submicron low-voltage CMOS ASIC , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Ming-Dou Ker,et al.  ESD protection for output pad with well-coupled field-oxide device in 0.5-/spl mu/m CMOS technology , 1997 .

[8]  C. Duvvury,et al.  Design methodology and optimization of gate-driven NMOS ESD protection circuits in submicron CMOS processes , 1998 .

[9]  Guido Groeseneken,et al.  Non-uniform triggering of gg-nMOSt investigated by combined emission microscopy and transmission line pulsing , 1999 .

[10]  Huey-Liang Hwang,et al.  An analytical model of positive HBM ESD current distribution and the modified multi-finger protection structure , 1999, Proceedings of the 1999 7th International Symposium on the Physical and Failure Analysis of Integrated Circuits (Cat. No.99TH8394).

[11]  C. Duvvury,et al.  Substrate pump NMOS for ESD protection applications , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[12]  L.G. Henry,et al.  TLP calibration, correlation, standards, and new techniques [ESD test] , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[13]  S. Trinh,et al.  Multi-finger turn-on circuits and design techniques for enhanced ESD performance and width-scaling , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.

[14]  Tung-Yang Chen,et al.  Investigation of the gate-driven effect and substrate-triggered effect on ESD robustness of CMOS devices , 2001 .

[15]  Jon Barth,et al.  TLP calibration, correlation, standards, and new techniques , 2001 .

[16]  Ming-Dou Ker,et al.  Layout design on multi-finger MOSFET for on-chip ESD protection circuits in a 0.18-/spl mu/m salicided CMOS process , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[17]  Kaustav Banerjee,et al.  Analysis of nonuniform ESD current distribution in deep submicron NMOS transistors , 2002 .

[18]  Kaustav Banerjee,et al.  Analysis of gate-bias-induced heating effects in deep-submicron ESD protection designs , 2002 .

[19]  Tung-Yang Chen,et al.  Substrate-triggered technique for on-chip ESD protection design in a 0.18-/spl mu/m salicided CMOS process , 2003 .

[20]  Ming-Dou Ker,et al.  Design to avoid the over-gate-driven effect on ESD protection circuits in deep-submicron CMOS processes , 2004, International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720).

[21]  Mi-Chang Chang,et al.  Circuit and silicide impact on the correlation between TLP and ESD (HBM and MM) , 2004, IEEE International Integrated Reliability Workshop Final Report, 2004.

[22]  S. Voldman.  ESD: Physics and Devices , 2004 .

[23]  Steven H. Voldman.  ESD: Circuits and Devices , 2005 .

[24]  Ming-Dou Ker,et al.  ESD implantations for on-chip ESD protection with layout consideration in 0.18-/spl mu/m salicided CMOS technology , 2005 .

[25]  Self-Substrate-Triggered Technique to Enhance Turn-On Uniformity of Multi-Finger ESD Protection Devices , 2005, IEEE Journal of Solid-State Circuits.