Gate oxide protection in HV CMOS/DMOS integrated circuits: Design and experimental results

This article presents a method for protecting the thin gate oxide of CMOS/HVDMOS transistor against damaging from high voltage signal applied to its gate. Also, it provides a design methodology and usage conditions related to this protection method. Based on this protection method, DC/DC up converter as well as level up shifter are proposed. The simulation and experimental results confirm the capability of the protection method and show its power to facilitate the design of high voltage circuits up to 300 V.

[1]  Yvon Savaria,et al.  High Voltage Interfaces for CMOS/DMOS Technologies , 2003 .

[2]  Y. Savaria,et al.  Robust design of a dynamically controlled low-power level-up shifter operating up to 300 V , 2004, The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004..

[3]  Mohamad Sawan,et al.  A CMOS high-voltage DC-DC up converter dedicated for ultrasonic applications , 2004 .

[4]  Tor Sverre Lande,et al.  FLOGIC-Floating-gate logic for low-power operation , 1996, Proceedings of Third International Conference on Electronics, Circuits, and Systems.

[5]  Paul Hasler,et al.  Floating-gate CMOS analog memory cell array , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).