On the Effect of Aging in Detecting Hardware Trojan Horses with Template Analysis

With the outsourcing of design flow, ensuring the security and trustworthiness of integrated circuits has become more challenging. Potential malicious modification of circuits, so-called Hardware Trojans Horses (HTH), has emerged as a major security threat. When triggered, the HTH delivers its payload resulting in denial of service, decreasing the device performance, or leaking sensitive information. Deploying VLSI testing schemes to detect HTH may fail in most cases as HTH are designed such that they are rarely activated. Side-channel analysis schemes have a higher detection coverage. The template analysis is the most powerful side-channel tool from an information theoretic point of view. In this paper, we focus on the template analysis used for detecting HTH in cryptographic devices, and study the effect of device aging on the success of these HTH detection schemes. Due to aging, electrical specifications of transistors, and in turn the power signatures used by template schemes change over time. We focus on Negative-Bias Temperature Instability and Hot-Carrier Injection aging mechanisms. We use the PRESENT cipher as a target, and mount several template attacks at different aging times on target devices and a genuine device used as reference. We deduce the authenticity of the target devices based on the attack success rates obtained by template analysis. Our results show that aging makes template-based HTH detection easier as it needs less traces in old devices compared to the new one (137 traces for a 20-week old device versus 195 traces for a new one).

[1]  Krishnendu Chakrabarty,et al.  Detection, Diagnosis, and Recovery From Clock-Domain Crossing Failures in Multiclock SoCs , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Jeyavijayan Rajendran,et al.  Reconciling the IC test and security dichotomy , 2013, 2013 18th IEEE European Test Symposium (ETS).

[3]  Sylvain Guilley,et al.  Template Attack vs Bayes Classifier , 2017, IACR Cryptol. ePrint Arch..

[4]  Yiorgos Makris,et al.  Hardware Trojan detection using path delay fingerprint , 2008, 2008 IEEE International Workshop on Hardware-Oriented Security and Trust.

[5]  Mark Mohammad Tehranipoor,et al.  ARO-PUF: An aging-resistant ring oscillator PUF design , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[6]  Ramesh Karri,et al.  Run-time detection of hardware Trojans: The processor protection unit , 2013, 2013 18th IEEE European Test Symposium (ETS).

[7]  Michael S. Hsiao,et al.  Hardware Trojan Attacks: Threat Analysis and Countermeasures , 2014, Proceedings of the IEEE.

[8]  Sylvain Guilley,et al.  Hardware Trojan detection by delay and electromagnetic measurements , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[9]  Michael S. Hsiao,et al.  A region based approach for the identification of hardware Trojans , 2008, 2008 IEEE International Workshop on Hardware-Oriented Security and Trust.

[10]  Andrey Bogdanov,et al.  PRESENT: An Ultra-Lightweight Block Cipher , 2007, CHES.

[11]  Sylvain Guilley,et al.  Optimal side-channel attacks for multivariate leakages and multiple models , 2016, Journal of Cryptographic Engineering.

[12]  Mark Mohammad Tehranipoor,et al.  Power supply signal calibration techniques for improving detection resolution to hardware Trojans , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[13]  Farinaz Koushanfar,et al.  A Survey of Hardware Trojan Taxonomy and Detection , 2010, IEEE Design & Test of Computers.

[14]  Berk Sunar,et al.  Trojan Detection using IC Fingerprinting , 2007, 2007 IEEE Symposium on Security and Privacy (SP '07).

[15]  Jie Zhang,et al.  HTOutlier: Hardware Trojan detection with side-channel signature outlier identification , 2012, 2012 IEEE International Symposium on Hardware-Oriented Security and Trust.

[16]  Swarup Bhunia,et al.  Golden-Free Hardware Trojan Detection with High Sensitivity Under Process Noise , 2017, J. Electron. Test..

[17]  Pankaj Rohatgi,et al.  Template Attacks , 2002, CHES.

[18]  Sylvain Guilley,et al.  Impact of Aging on Template Attacks , 2018, ACM Great Lakes Symposium on VLSI.

[19]  Theodosis Mourouzis,et al.  Solving Circuit Optimisation Problems in Cryptography and Cryptanalysis , 2011, IACR Cryptol. ePrint Arch..

[20]  François Durvaux,et al.  How to Certify the Leakage of a Chip? , 2014, IACR Cryptol. ePrint Arch..